

Name: Hana Samy Ahmed

Project 1: Spartan6 - DSP48A1

1. RTL code

```
1  module BLOCK (D,SEL,CLK,RST,CE,BLOCK_OUT);
2  parameter RSTTYPE = "SYNC";
3  parameter WIDTH = 18; //No. of bus bits
4  input SEL,CLK,RST,CE;
5  input [WIDTH-1:0] D;
6  reg [WIDTH-1:0] Q; //Internal signal not an output
7  output [WIDTH-1:0] BLOCK_OUT;
8  generate
9      if (RSTTYPE == "SYNC") begin
10         always @(posedge CLK) begin
11             if (RST) begin
12                 Q<=0;
13             end
14             else if (CE) begin
15                 Q<=D;
16             end
17         end
18     end
19     else if (RSTTYPE == "ASYNC") begin
20         always @(posedge CLK or posedge RST) begin
21             if (RST) begin
22                 Q<=0;
23             end
24             else if (CE) begin
25                 Q<=D;
26             end
27         end
28     end
29 endgenerate
30 assign BLOCK_OUT = (SEL)? Q : D ;
31 endmodule
```

```

1  module DSP48A1 (A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
2  | | | | | CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
3  //Parameter (Attributes):
4  parameter AMREG = 0 ;//0 : No Register
5  parameter AIREG = 1 ;//1 : Registered
6  parameter BBREG = 0 ;
7  parameter BIREG = 1 ;
8  parameter CREG = 1 ;
9  parameter DREG = 1 ;
10 parameter MREG = 1 ;
11 parameter PREG = 1 ;
12 parameter CARRYINREG = 1 ;
13 parameter CARRYOUTREG = 1 ;
14 parameter OPMODEREG = 1 ;
15 parameter CARRYINSEL = "OPMODE5" ;// CARRYIN or OPMODE5 , Default: OPMODE5
16 parameter B_INPUT = "DIRECT" ; // DIRECT from B input or CASCADE from the previous DSP48A1 slice , Default: DIRECT, if neither MUX out =0
17 parameter RSTTYPE = "SYNC" ; //ASYNC or SYNC , Default: SYNC
18 //Data Ports:
19 input [17:0] A,B,D;
20 input [47:0] C;
21 output [35:0] M;
22 output [47:0] P;
23 input CARRYIN ;
24 output CARRYOUT, CARRYOUTF;
25 //Control Input Ports:
26 input CLK;
27 input [7:0] OPMODE;
28 //Clock Enable Input Ports:
29 input CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
30 //Reset Input Ports:
31 input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
32 //Cascade Ports:
33 output [17:0] BCOUT;
34 input [47:0] PCIN ;
35 output [47:0] PCOUT ;
36 input [17:0] BCIN ;

```

```

37 //Design
38 //First level
39 wire [17:0] DREGOUT ;
40 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) DMUXREG (.D(D),.SEL(DREG),.CLK(CLK),.RST(RSTD),.CE(CED),.BLOCK_OUT(DREGOUT));
41
42 wire [17:0] BMUXOUT ;
43 wire [17:0] BREGOUT ;
44 assign BMUXOUT = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0 ;
45 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) BMUXREG (.D(BMUXOUT),.SEL(BMREG),.CLK(CLK),.RST(RSTB),.CE(CEB),.BLOCK_OUT(BREGOUT));
46
47 wire [17:0] AREGOUT ;
48 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) AMUXREG (.D(A),.SEL(AMREG),.CLK(CLK),.RST(RSTA),.CE(CEA),.BLOCK_OUT(AREGOUT));
49
50 wire [47:0] CREGOUT ;
51 BLOCK #(WIDTH(48),RSTTYPE(RSTTYPE)) CMUXREG (.D(C),.SEL(CREG),.CLK(CLK),.RST(RSTC),.CE(CEC),.BLOCK_OUT(CREGOUT));
52
53 //Second level
54 wire [7:0] OPMODEREGOUT ;
55 BLOCK #(WIDTH(8),RSTTYPE(RSTTYPE)) OPMODEMUXREG (.D(OPMODE),.SEL(OPMODEREG),.CLK(CLK),.RST(RSTOPMODE),.CE(CEOPMODE),.BLOCK_OUT(OPMODEREGOUT));
56
57 wire [17:0] PREMUXOUT ;
58 assign PREMUXOUT = (OPMODEREGOUT[0]) ? (DREGOUT - BREGOUT) : (DREGOUT + BREGOUT) ;
59
60 wire [17:0] PREMUXOUT ;
61 assign PREMUXOUT = (OPMODEREGOUT[4]) ? PREMUXOUT : BREGOUT ;
62
63 //Third level
64 wire [17:0] BIREGOUT ;
65 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) BIMUXREG (.D(PREMUXOUT),.SEL(BIREG),.CLK(CLK),.RST(RSTB),.CE(CEB),.BLOCK_OUT(BIREGOUT));
66
67 wire [17:0] AIREGOUT ;
68 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) AIMUXREG (.D(AMUXOUT),.SEL(AIREG),.CLK(CLK),.RST(RSTA),.CE(CEA),.BLOCK_OUT(AIREGOUT));
69

```

```

70 //Fourth Level
71 assign BCOUT = BIREGOUT ;
72
73 wire [35:0] MULTIPLIEROUT ;
74 assign MULTIPLIEROUT = BIREGOUT * AIREGOUT ;
75
76 wire [35:0] MREGOUT;
77 BLOCK #(.WIDTH(36),.RSTTYPE(RSTTYPE)) PMUXREG (.D(MULTIPLIEROUT),.SEL(PREG),.CLK(CLK),.RST(RSTM),.CE(CEM),.BLOCK_OUT(MREGOUT));
78
79 generate
80     genvar i;
81     for(i = 0;i<36;i=i+1)
82         buf(M[i],MREGOUT[i]);
83 endgenerate
84
85 wire CARRYMUXOUT ;
86 assign CARRYMUXOUT = (CARRYINSEL == "OPMODE5") ? OPMODEREGOUT[5] : (CARRYINSEL == "CARRYIN") ? CARRYIN : 0 ;
87
88 wire CIN;
89 BLOCK #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CYMUXREG (.D(CARRYMUXOUT),.SEL(CARRYINREG),.CLK(CLK),.RST(RSTCARRYIN),.CE(CECARRYIN),.BLOCK_OUT(CIN));
90
91 //Fifth Level
92 wire [47:0] MUXOUT;
93 wire [47:0] DABCONCAT ;
94 assign DABCONCAT = { D[11:0], A[17:0], 0[17:0] } ;
95 assign MUXOUT = (OPMODEREGOUT[1:0] ==0 ) ? 0 : (OPMODEREGOUT[1:0] ==1) ? MREGOUT : (OPMODEREGOUT[1:0] ==2) ? P : DABCONCAT ;
96
97 wire [47:0] MUXZOUT;
98 assign MUXZOUT = (OPMODEREGOUT[3:2] ==0 ) ? 0 : (OPMODEREGOUT[3:2] ==1) ? PCIN : (OPMODEREGOUT[3:2] ==2) ? P : CREGOUT ;
99
100 wire [47:0] POSTADDERSUM;
101 wire POSTADDERCOUT;
102 assign (POSTADDERCOUT,POSTADDERSUM) = (OPMODEREGOUT[7]) ? (MUXZOUT - (MUXOUT + CIN)) : (MUXZOUT + MUXOUT + CIN) ;
103
104 BLOCK #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CYOMUXREG (.D(POSTADDERCOUT),.SEL(CARRYOUTREG),.CLK(CLK),.RST(RSTCARRYIN),.CE(CECARRYIN),.BLOCK_OUT(CARRYOUT);
105 assign CARRYOUTF = CARRYOUT;
106
107 BLOCK #(.WIDTH(48),.RSTTYPE(RSTTYPE)) PMUXREG (.D(POSTADDERSUM),.SEL(PREG),.CLK(CLK),.RST(RSTP),.CE(CEP),.BLOCK_OUT(P));
108 assign PCOUT = P ;
109 endmodule

```

2. Testbench code

```

1  `timescale 1ns / 1ps
2
3  module tb_DSP48A1;
4
5      // -----
6      // Inputs
7      // -----
8      reg [17:0] A, B, D;
9      reg [47:0] C;
10     reg CLK;
11     reg CARRYIN;
12     reg [7:0] OPMODE;
13     reg [17:0] BCIN;
14     reg [47:0] PCIN;
15
16     // Resets
17     reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
18
19     // Clock Enables
20     reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
21
22     // -----
23     // Outputs
24     // -----
25     wire [35:0] M;
26     wire [47:0] P;
27     wire CARRYOUT, CARRYOUTF;
28     wire [17:0] BCOUT;
29     wire [47:0] PCOUT;
30
31     // Internal variables for checking
32     integer errors = 0;
33     reg [47:0] past_P;
34     reg past_CARRYOUT;
35

```

```

36 // -----
37 // Instantiate the Unit Under Test (UUT)
38 // -----
39 DSP48A1 uut (
40     .A(A), .B(B), .D(D), .C(C), .CLK(CLK), .CARRYIN(CARRYIN),
41     .OPMODE(OPMODE), .BCIN(BCIN),
42     .RSTA(RSTA), .RSTB(RSTB), .RSTM(RSTM), .RSTP(RSTP),
43     .RSTC(RSTC), .RSTD(RSTD), .RSTCARRYIN(RSTCARRYIN), .RSTOPMODE(RSTOPMODE),
44     .CEA(CEA), .CEB(CEB), .CEM(CEM), .CEP(CEP),
45     .CEC(CEC), .CED(CED), .CECARRYIN(CECARRYIN), .CEOPMODE(CEOPMODE),
46     .PCIN(PCIN), .BCOUT(BCOUT), .PCOUT(PCOUT), .P(P), .M(M),
47     .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF)
48 );
49
50 // -----
51 // Clock Generation
52 // -----
53 initial begin
54     CLK = 0;
55     forever #5 CLK = ~CLK; // 10ns period
56 end
57
58 // -----
59 // Verification Sequence
60 // -----
61 initial begin
62     $display("=====");
63     $display("      STARTING DSP48A1 VERIFICATION SEQUENCE      ");
64     $display("=====");
65
66     // =====
67     // 2.1. Verify Reset Operation
68     // =====

```

```

69     $display("\n--> Running Test 2.1: Verify Reset Operation");
70     // Assert all active-high reset signals
71     RSTA = 1; RSTB = 1; RSTM = 1; RSTP = 1;
72     RSTC = 1; RSTD = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
73     // Drive remaining inputs with arbitrary values
74     A = $random; B = $random; C = $random; D = $random;
75     CARRYIN = $random; OPMODE = $random; BCIN = $random; PCIN = $random;
76
77     // Wait for the negative edge of the clock
78     @(negedge CLK);
79
80     // Self-checking condition
81     if (BCOUT != 0 || M != 0 || P != 0 || PCOUT != 0 || CARRYOUT != 0 || CARRYOUTF != 0) begin
82         $display("[FAIL] 2.1 Reset failed. Outputs are not zero.");
83         errors = errors + 1;
84     end else begin
85         $display("[PASS] 2.1 Reset successful. All outputs are zero.");
86     end
87
88     // Deassert resets and assert clock enables
89     RSTA = 0; RSTB = 0; RSTM = 0; RSTP = 0;
90     RSTC = 0; RSTD = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
91     CEA = 1; CEB = 1; CEM = 1; CEP = 1;
92     CEC = 1; CED = 1; CECARRYIN = 1; CEOPMODE = 1;
93
94
95     // =====
96     // 2.2. Verify DSP Path 1
97     // =====
98     $display("\n--> Running Test 2.2: Verify DSP Path 1");
99     // ALREADY AT NEGEDGE: Apply inputs immediately
100     OPMODE = 8'b11011101;
101     A = 20; B = 10; C = 350; D = 25;
102     BCIN = $random; PCIN = $random; CARRYIN = $random;
103
104     // Wait for four negative clock edges

```



```

105     repeat(4) @(negedge CLK);
106
107     // Self-checking condition
108     if (BCOUT != 18'hf || M != 36'h12c || P != 48'h32 || PCOUT != 48'h32 || CARRYOUT != 1'b0 || CARRYOUTF != 1'b0) begin
109         $display("[FAIL] 2.2 Path 1 failed.");
110         $display("      Got BCOUT=3h, M=3h, P=3h, CARRYOUT=3h", BCOUT, M, P, CARRYOUT);
111         errors = errors + 1;
112     end else begin
113         $display("[PASS] 2.2 Path 1 successful.");
114     end
115
116
117     // =====
118     // 2.3. Verify DSP Path 2
119     // =====
120     $display("\n---> Running Test 2.3: Verify DSP Path 2");
121     OPMODE = 8'b000010000;
122     A = 20; B = 10; C = 350; D = 25;
123     BCIN = $random; PCIN = $random; CARRYIN = $random;
124
125     // Wait for three negative edges
126     repeat(3) @(negedge CLK);
127
128     // Self-checking condition
129     if (BCOUT != 18'h23 || M != 36'h2bc || P != 48'h0 || PCOUT != 48'h0 || CARRYOUT != 1'b0 || CARRYOUTF != 1'b0) begin
130         $display("[FAIL] 2.3 Path 2 failed.");
131         $display("      Got BCOUT=2h, M=3h, P=3h, CARRYOUT=3h", BCOUT, M, P, CARRYOUT);
132         errors = errors + 1;
133     end else begin
134         $display("[PASS] 2.3 Path 2 successful.");
135     end
136
137     // Store past values for Path 3 check
138     past_P = P;
139     past_CARRYOUT = CARRYOUT;
140

```

```

142     // =====
143     // 2.4. Verify DSP Path 3
144     // =====
145     $display("\n---> Running Test 2.4: Verify DSP Path 3");
146     OPMODE = 8'b00001010;
147     A = 20; B = 10; C = 350; D = 25;
148     BCIN = $random; PCIN = $random; CARRYIN = $random;
149
150     // Wait for three negative edges
151     repeat(3) @(negedge CLK);
152
153     // Self-checking condition
154     if (BCOUT != 18'ha || M != 36'hc8 || P != past_P || PCOUT != past_P || CARRYOUT != past_CARRYOUT) begin
155         $display("[FAIL] 2.4 Path 3 failed.");
156         $display("      Got BCOUT=3h, M=3h, P=3h, CARRYOUT=3h", BCOUT, M, P, CARRYOUT);
157         errors = errors + 1;
158     end else begin
159         $display("[PASS] 2.4 Path 3 successful.");
160     end
161
162
163     // =====
164     // 2.5. Verify DSP Path 4
165     // =====
166     $display("\n---> Running Test 2.5: Verify DSP Path 4");
167     OPMODE = 8'b10100111;
168     A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
169     BCIN = $random; CARRYIN = $random;
170
171     // Wait for three negative edges
172     repeat(3) @(negedge CLK);
173

```

```

174 // Self-checking condition
175 if (BCOUT != 18'h0 || M != 30'h1e || P != 48'hfe0ffec0bb1 || PCOUT != 48'hfe0ffec0bb1 || CARRYOUT != 1'b1 || CARRYOUTE != 1'b1) {
176     $display("[FAIL] 2.5 Path 4 failed.");
177     $display("    Got BCOUT=3h, M=3h, P=3h, CARRYOUT=3b, BCOUT, M, P, CARRYOUT);
178     errors = errors + 1;
179 }
180 and else begin
181     $display("[PASS] 2.5 Path 4 successful.");
182 end
183
184 // -----
185 // End of Simulation Summary
186 // -----
187 $display("\n-----");
188 if (errors == 0) begin
189     $display(" [SUCCESS] ALL VERIFICATION SCENARIOS PASSED! ");
190 end else begin
191     $display(" [WARNING] SIMULATION FINISHED WITH %d ERRORS.", errors);
192 end
193 $display("-----");
194
195 #20;
196 $finish;
197
198 endmodule

```

3. Do file

 DSP48A1.do - Notepad


File Edit Format View Help

```

vlib work
vlog BLOCK.V DSP48A1.v tb_DSP.v
vsim -voptargs=+acc work.tb_DSP48A1
add wave *
run -all
#quit -sim

```

4. QuestaSim Snippets




```


Constraints_basys3.xdc - Notepad
File Edit Format View Help
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]

## Switches
#set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
#set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
#set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
#set_property -dict { PACKAGE_PIN W17 IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
#set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
#set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
#set_property -dict { PACKAGE_PIN W14 IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
#set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
#set_property -dict { PACKAGE_PIN V2 IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
#set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
#set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
#set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
#set_property -dict { PACKAGE_PIN W2 IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
#set_property -dict { PACKAGE_PIN U1 IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
#set_property -dict { PACKAGE_PIN T1 IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
#set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]



```

6. Elaboration (“Messages” tab & Schematic snippets)





7. Synthesis (“Messages” tab, Utilization report, timing report & Schematic snippets)



select an object to see properties

Tcl Console Messages Log Reports Design Rules **Utilization** x Debug

Hierarchy

Hierarchy
Summary
▼ Slice Logic
 ▼ Slice LUTs (<1%)
 LUT as Logic (<1%)
 ▼ Slice Registers (<1%)
 Register as Flip Flop (<1%)
Memory
▼ DSP
 ▼ DSPs (<1%)
 DSP48E1 only
▼ IO and GT Specific
 ▼ Bonded IOB (65%)

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP48A1	230	143	1	327	1
A1MUXREG (BLOCK_0)	0	1	0	0	0
B1MUXREG (BLOCK_0)	0	18	0	0	0
CMUXREG (BLOCK_0)	0	48	0	0	0
CYMUXREG (BLOCK_0)	1	1	0	0	0
CYOMUXREG (BLOCK_0)	0	1	0	0	0
DMUXREG (BLOCK_2)	0	18	0	0	0
OPMODEMUXREG (BLOCK_2)	228	8	0	0	0
PMUXREG (BLOCK_2)	0	48	0	0	0

utilization_1

Tcl Console Messages Log Reports Design Rules **Timing** x Utilization Debug

Design Timing Summary

General Information
Timer Settings
Design Timing Summary
Clock Summary (1)
▶ Check Timing (326)
▶ Intra-Clock Paths
Inter-Clock Paths
Other Path Groups
User Ignored Paths
▶ Unconstrained Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.188 ns	Worst Hold Slack (WHS): 0.162 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 145

All user specified timing constraints are met.

8. Implementation (“Messages” tab, Utilization report, timing report & device snippets)

Tcl Console Messages x Log Reports Design Runs Power DRC Methodology Timing

Warning (60) Info (231) Status (459) Show All

- Vivado Commands (3 infos)
 - General Messages (3 infos)
- Synthesis (58 warnings, 48 infos)
- Implementation (1 warning, 86 infos)
 - Design Initialization (7 infos)
 - Opt Design (24 infos)
 - Place Design (21 infos)
 - Route Design (1 warning, 34 infos)
- Implemented Design (8 infos)
 - General Messages (8 infos)

Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing Utilization x

Hierarchy

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFCTRL (32)
DSP48A1	229	144	78	229	53	1	327	1
A1MUXREG (BLOCK_0)	0	1	1	0	0	0	0	0
B1MUXREG (BLOCK_0)	0	18	7	0	0	0	0	0
CMUXREG (BLOCK_0)	0	48	16	0	0	0	0	0
CYMUXREG (BLOCK_0)	1	1	1	1	1	0	0	0
CYOMUXREG (BLOCK_0)	0	2	2	0	0	0	0	0
DMUXREG (BLOCK_2)	0	18	8	0	0	0	0	0
OPMODEMUXREG (BLOCK_0)	228	8	66	228	0	0	0	0
PMUXREG (BLOCK_0)	0	48	12	0	0	0	0	0


Tcl Console Messages Log Reports Design Runs Power DRC Methodology Timing x

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.362 ns	Worst Hold Slack (WHS): 0.273 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 107	Total Number of Endpoints: 107	Total Number of Endpoints: 146

All user specified timing constraints are met.

Timing Summary - impl_1 (saved)



9. Linting (snippets showing no errors)

Lint Summary

Name	Count
Open/uninspected, pending	18 (23)
Warning	5
Info	13 (18)

Lint Checks

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
Warning	Open	line_char_large		Line has more characters than the specified limit. Curr...	none	Rd Design Style	open	unassign...	3.1.4.5
Warning	Open	line_char_large		Line has more characters than the specified limit. Curr...	none	Rd Design Style	open	unassign...	3.1.4.5
Warning	Open	line_char_large		Line has more characters than the specified limit. Curr...	none	Rd Design Style	open	unassign...	3.1.4.5
Warning	Open	multi_ports_in_single_line		Multiple ports are declared in one line. Module BLOC...	BLOCK	Rd Design Style	open	unassign...	2.5.6.3
Warning	Open	multi_ports_in_single_line		Multiple ports are declared in one line. Module DSP48...	DSP48A1	Rd Design Style	open	unassign...	3.5.6.3

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Refers
		max_select_const		Constant value drives max select pin. Signal CMUXRE...	BLOCK	Connectivity	open	unassign	
		max_select_const		Constant value drives max select pin. Signal CYMUX...	BLOCK	Connectivity	open	unassign	
		max_select_const		Constant value drives max select pin. Signal DMUXRE...	BLOCK	Connectivity	open	unassign	
		max_select_const		Constant value drives max select pin. Signal MMUXR...	BLOCK	Connectivity	open	unassign	
		max_select_const		Constant value drives max select pin. Signal OPMOD...	BLOCK	Connectivity	open	unassign	
		condition_const		Condition expression is a constant. Module DSP48A1...	DSP48A1	Rtl Design Style	open	unassign	
		condition_const		Condition expression is a constant. Module DSP48A1...	DSP48A1	Rtl Design Style	open	unassign	
		parameter_name_duplicate		Same parameter name is used in more than one mod...	BLOCK	Nomenclature...	open	unassign	1.14.3, 3.2.2.2
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		line_char_large		Line has more characters than the specified limit. Curr...	none	Rtl Design Style	open	unassign	3.14.5
		multi_ports_in_single_line		Multiple ports are declared in one line. Module BLOC...	BLOCK	Rtl Design Style	open	unassign	3.5.6.3
		multi_ports_in_single_line		Multiple ports are declared in one line. Module DSP48...	DSP48A1	Rtl Design Style	open	unassign	3.5.6.3

