ECE-124 Lab-1 Submission Form – Winter 2018					
GROUP NUMBER:		Lab1	Lab1 Quiz		
		Demo		<u>T</u>	<u>A:</u>
CECCIONI NILIMPER		0 . (5	0 . (5		
SESSION NUMBER:		Out of 5	Out of 5		
I am submitting this report for grading. I certify that this report, including			, description	ıs,	
flowcharts as part of the submission were written by the team member(s) below and there has not been					
any use of prior academic credit at this university or any other institution. The penalty for plagiarism or					
submission without signature(s) will be a grade of zero					
NAME: (Print)	UW User ID		Signature		
	(not Student ID)				
Partner A:	(
Partner B:					
	25140	0.0	A 11 - 44l		
LAB1 DESIGN DEMO With BOTH sw[0], sw[1] OFF and using PB[10]		IVIarks	<mark>s Allotted</mark> 1	Α	В
verify AND, NAND, OR, XOR of schem/VHDL gates driven LEDs			1		
Verify with sw[1] ON, sw[0] OFF that the LED's invert when using the previous		c	1		
step of AND, NAND, OR, XOR		3	1		
With sw[1] OFF and sw[0] ON verify the LED SEQUENCE on LEDS[30] together		r	2		
with LED's[74]: 0010, 1110, 1110, 0101			_		
With sw[1] ON and sw[0] ON verify the LED SEQUENCE on LEDS[30] together		r	1		
with LED's[74]: 1101, 0001, 0001, 1010					
LAB1 DEMO MARK		Οι	Out of 5		
LAB1 QUIZ		Marks	Allotted	Α	В
Why were inverters added after the PB[10] inputs?			1		
Name one typical development process used in an FPGA design.			1		
What are the two main components of a VHDL design file?			1		
What style of coding was used in the Lab1 VHDL			1		
Architecture section?					
For your Polarity Control block what kind of gate was used?			1		
QUIZ BONUS: For automation we added a counter to the 50 MHz clock input.		+1	BONUS		
The highest bits (COUNT[2726]) of the counter selected to drive the logic					
block operations. Why?					
QUIZ BONUS: What change(s) could make the LED's flash faster?		+1	BONUS		

LAB1 QUIZ MARK

TOTAL

(Up to 7) out of 5