
Stage count and body bias
Nominal
PMOS reverse bias
NMOS reverse bias
Dual reverse bias
Frequency (GHz)
2.0
1.8
1.6
1.4
1.2
1.0
0.8
3
5
7
Number of inverter stages
Settled nominal oscillation
3 stages
5 stages
7 stages
Output (V)
1.0
0.8
0.6
0.4
0.2
0.0
10.0
10.5
11.0
11.5
12.0
12.5
13.0
Time (ns)