
Driver template X: two cascaded inverters



Instance suffix	W_{unit}/L (μm)	m	n_f	W_{total} (μm)
_P1	8/0.5	2	1	16
_N1	4/0.5	2	1	8
_P2	20/0.5	20	1	400
_N2	10/0.5	20	1	200

Prefix X	V_{CMD}	$V_{X,MID}$	V_G **(r8)**
DH1	**CMDH1**	**DH1_MID**	**GH1**
DH2	**CMDH2**	**DH2_MID**	**GH2**
DL1	**CMDL1**	**DL1_MID**	**GL1**
DL2	**CMDL2**	**DL2_MID**	**GL2**
DAU	**CMDUP**	**DAU_MID**	**GBUP**
DAD	**CMDDN**	**DAD_MID**	**GBDN**

Six templates $\times$ four named MOS = 24 MOS.
PMOS bulks: V_{IN}; NMOS bulks: ground.
r9: DAU / DAD outputs become GBUP_DRV / GBDN_DRV;
$1\,k\Omega$ / $2\,k\Omega$ connect them to GBUP / GBDN.