State table:

Flip-Flop: D

//Present(A)
0
0
0
0
1
1
1
1

//Input(x,y)
0 0
0 1
1 0
1 1
0 0
0 1
1 0
1 1

//Next(A)
0
0
0
1
1
1
1
1

//Output(0)

Kmap_in.txt

1

3

0 0 1 0 1 1 1 1

Kmap_out.txt

#1

2 1 1

1 2 2

Circuit.bench

```
# 2 inputs
# 0 output
# 0 inverter
# 1 flip-flop
# 2 gates (1 AND + 1 OR)

INPUT(x)
INPUT(y)

N1 = AND(x,y)
DA = OR(A,N1)
A = D(DA,CLK)
#END
```