2008 Final: Independently Derived and Corrected Solutions

Coverage and provenance. All Q1–Q8 are complete, with printed weights totaling 115%. The original footer explicitly says Fall 2008. `answer.pdf` and `final-answer.pdf` are byte-identical, and their correspondingly numbered photos are duplicate pairs: they form *one* student-answer set, not two independent references. Both full answer pages were read after original-first derivation. Student identities, grades and unrelated handwritten marginal notes are not reproduced.

Models. Use the source's capacitance/leakage numbers, symbolic long-channel threshold-onset currents for Q6, and an ON-resistor model for the ratioed keeper in Q8. Bodies connect to the ordinary rails. Numeric parameters missing from a question remain symbolic; a parameter local to Q4 is not carried into Q6. Diagram symbols and repeated named terminals specify complete connectivity. No process-model simulation or DRC result is claimed.

Question 1: CMOS design, switching energy and logic

(a) Reduce shared package/supply return inductance using additional short parallel VDD/GND connections; reduce simultaneous di/dt using controlled-slew or staged output drivers. $\Delta V \simeq L\,di/dt$ explains both. Local decoupling is another useful method. The student's multiple-pin idea is retained; "avoid corners" is not a universal substitute for designing a short, low-inductance current path.

(b) Define specifications and logic; create/simulate the transistor schematic and size devices; draw layout; run DRC and LVS; extract parasitic R/C; perform post-layout simulation and iterate until signoff. The student's pre-simulation–layout–DRC/LVS–post-simulation sequence is useful, but add specification/schematic sizing and the parasitic-extraction step. The printed design flow is full-custom, so this concerns transistor/cell layout rather than merely placing predesigned cells.

(c) From $P_{sw} = \alpha C V_{dd}^2 f$, reduce unnecessary switching activity (clock gating, balanced arrivals/hazard reduction) and reduce switched capacitance (unnecessary buffers, wire load or oversized devices). Lower V_{dd} is another method if timing/noise constraints permit it. The student's α, C, V_{dd} observations are retained with concrete examples.

(d) With ideal capacitive load C_L, a 0-to-V_{dd} output transition draws $Q = C_L V_{dd}$ and energy $E_{supply} = C_L V_{dd}^2$ from VDD. Half, $C_L V_{dd}^2/2$, is stored in the capacitor and half dissipates in the charging pMOS path. The falling transition draws no ideal charging energy from VDD; the stored half dissipates in the nMOS discharge path. A complete charge/discharge cycle dissipates $C_L V_{dd}^2$. Short-circuit/leakage and internal capacitances add energy in a real inverter. This missing student subanswer is completed; neither a single charging edge's supply energy nor a whole cycle is just $C_L V_{dd}^2/2$.

(e) Charge sharing with initially low internal nodes and unsafe direct cascading of plain same-phase dynamic gates are two major problems. Leakage-induced loss of retained charge is another valid issue. Retain the student's first two points with the phase qualification.

(f) Basic CMOS domino produces noninverting buffered functions, and evaluation inputs must remain stable or make the allowed nondecreasing transition for n-domino. Its per-stage output inverter is also an overhead/constraint, as the student notes. Arbitrary falling inputs or raw same-phase dynamic output cascades are unsafe.

(g) Core-limited die size is determined by the logic/core area. Pad-limited die size is determined by IO pad count/pitch and perimeter even if a smaller core would suffice. These definitions complete the student's unlabelled sketches.


Question 2: Complete complemented-function implementations

Preserve the full overbar: $h = A(B + C) + DE$ and

$$\boxed{f = \bar{h} = (\bar{A} + \bar{B}\bar{C})(\bar{D} + \bar{E}).}$$


Here diagram output F denotes f. Five explicit CMOS inverters generate $\bar{A}, \bar{B}, \bar{C}, \bar{D}, \bar{E}$ when only the original inputs are supplied (p/n gates at each original input, common complement drain and rail sources).

Domino. The nMOS PDN implements *f*, with $\bar{A}$ parallel to series $\bar{B}$–$\bar{C}$, then in series with parallel $\bar{D}/\bar{E}$. Its dynamic node Z precharges high and discharges when f=1; the output CMOS inverter gives f. The five data nMOS plus precharge/footer and two-device output inverter give 9 core MOS, or 19 with the five complement generators. Their inputs must settle before evaluation or obey the required monotone protocol.




Equal named channel ends connect the series/parallel paths. In particular foot connects only through the clock footer to ground. Using the h pull-down and then a domino inverter would yield h, which is the wrong output polarity.

Q2, fully differential. Use an f-side nMOS pull-down h, and a $\bar{f}$-side nMOS pull-down f. Cross-coupled pMOS loads have sources at VDD, drains at their output and gates at the opposite output. The core has ten nMOS and two pMOS (12 total), or 22 with complements.



Q2, static CMOS. The h pull-down has A in series with parallel B/C, in parallel with series D/E. Its dual pMOS pull-up has parallel A versus series B/C, in series with parallel D/E; original inputs drive the p gates. It has five pMOS plus five nMOS, 10 total, and produces f without input complement generators.



Student comparison. Retain the Boolean complement identity, cross-coupled differential concept and dual static topology. The domino sketch lacks its complete clock/reset/output-inverter implementation and complementary-input generation. The diagrams/netlists here restore all support devices and preserve the requested f polarity. Thirty-two input truths, sixty-four domino phases and one hundred twenty-eight differential candidate states are independently checked.

Question 3: Positive-edge dynamic CMOS register

Read the printed clock bubbles, excluding pen crosses: the *first two* clock-controlled middle devices are pMOS; the last two are nMOS. The four three-device stages contain twelve MOS.

When $\phi = 0$, the first two p-clocked stages evaluate $A = \bar{I}$ and $B = \bar{A} = I$. The slave's two n-clocked stages cannot discharge through their clock devices, so O holds its previous sample. C can rise when B=0, but that only turns off its following pull-up; it cannot cause O to discharge through the disabled clock path.

At the **rising edge** $\phi : 0 \to 1$, the master stops tracking and B retains the pre-edge I. The two slave stages evaluate $C = \bar{B}$ and $O = \bar{C} = B$. During the high phase, a new input can pull A downward, but cannot charge it; B can be forced low only by A=1, which already corresponds to a retained B=0. Therefore B and O keep the sample despite later I changes. The circuit is a

positive-edge, noninverting dynamic register.




Figure 1: A dynamic CMOS register circuit. All four three-device stages and the two first-stage clock-controlled pMOS bubbles are retained.

Phase	Master A/B	Slave C	Output O
$\phi = 0$	$A = \bar{I},\ B = I$	May rise for B=0, otherwise retains	Old sample held
$0 \to 1$	B captures I	$C = \bar{B}$	$O = B$ after settling
$\phi = 1$	B holds despite input changes	$C = \bar{B}$	Captured sample held

Held dynamic nodes rely on charge and need a valid phase sequence, setup/settling time and refresh against leakage. No numerical retention limit is given for this question. A floating power-up node is not assigned a fabricated initial value. The supplied student pages have no complete usable Q3 operation answer; the eight source-derived phase histories complete it. This circuit's clock polarity is the reverse of the 2009 final's superficially similar register.

Question 4: NP full-adder retention and duty dependence

(a) This is NP-domino logic: an n-dynamic carry stage precharges high and can fall during evaluation; a p-dynamic sum stage resets low and can rise. Both output inverters are *static*. With $M = A_nB_n + C_n(A_n + B_n)$, the first dynamic output is $z = \bar{C}_{n+1} = \bar{M}$, and carry $C_{n+1} = M$. The p network conducts for

$$(\bar{A}_n + \bar{B}_n + \bar{C}_n)(\bar{z} + \bar{A}_n\bar{B}_n\bar{C}_n),$$

giving $w = \bar{S}_n$ even parity; the output inverter gives $S_n = A_n \oplus B_n \oplus C_n$. During $\phi = 0$, z=1/w=0; during evaluation $\phi = 1$, z may fall and w may rise, with data stable. The source has 20 MOS, not clocked output-inverter variants from other years.

(b) Count every connected terminal using the full graph, with source $C_d = 0.2\,fF$ and $C_g = 1\,fF$ for *each* p/n device:

Node	Diffusion caps	Gate caps	Total
$z = \bar{C}_{n+1}$	3: precharge p, top A n, top C n	3: both carry INV gates and pz	$3.6\,fF$
$w = \bar{S}_n$	3: reset n, direct pz, last series pC	2: both sum INV gates	$2.6\,fF$

Output-inverter drain capacitances belong to the buffered outputs, rather than z/w. The gate capacitance of clock devices belongs to the clock. No unprinted 2:1 p/n gate-cap factor is applied.

Take the specified 1 nA at each node as the adverse net leakage magnitude. Floating high z can decay from 1.8 V toward the 1 V inverter trip; floating low w can rise from zero toward that trip. Their retention limits differ:

$$t_z = \frac{3.6\,fF(1.8-1)\,V}{1\,nA} = 2.88\,\mu s, \qquad t_w = \frac{2.6\,fF(1-0)\,V}{1\,nA} = 2.60\,\mu s.$$

$$\boxed{t_{evaluation/hold} < 2.60\,\mu s.}$$

Equality leaves a node at the switching point, with no logic margin. If D is the *evaluation duty fraction*, the printed question does not specify D, so

$$\boxed{\frac{D}{f} < 2.60\,\mu s \quad \Longleftrightarrow \quad f > 384.615D\,kHz.}$$

An explicitly assumed 50% clock has boundary 192.308 kHz. A conservative whole-period retention allocation has boundary 384.615 kHz. Neither is a uniquely determined duty-independent frequency from the original; the primary result is the hold bound and duty formula. Precharge actively restores both nodes; leakage is one total current per node, not one per diffusion terminal.

Student comparison. Retain its corrected $3C_d + 3C_g$ and $3C_d + 2C_g$ counts. Complete the separate high/low voltage margins, critical-node comparison and duty-dependent frequency. Applying the high-node margin $V_{dd} - V_M$ to the low sum node would be incorrect. The source constant-leakage model is an analytical bound, not characterized process leakage.

Question 5: 100 MHz setup, missing hold parameter

At 100 MHz, $T = 10\,ns$. The source gives $t_{pcq} = 1\,ns$ and $t_{setup} = 1.5\,ns$. Setup requires

$$T \geq t_{pcq} + t_{pd} + t_{setup} \quad \Longrightarrow \quad \boxed{t_{pd,comb} \leq 7.5\,ns.}$$

The hold time is 1 ns, so $t_{ccq} + t_{cd,comb} \geq 1\,ns$. But the source omits clock-to-Q *contamination* delay; it is not the given propagation delay. Thus

$$\boxed{t_{cd,comb} \geq \max(0, 1\,ns - t_{ccq}),}$$

with no unique numeric lower bound inferred. A conservative choice valid for any nonnegative t_{ccq} is $t_{cd,comb} \geq 1\,ns$, explicitly a design bound rather than an inferred source value. The common source clock has no specified skew. Increasing the period does not repair a hold violation.




Figure 3: A pipelined circuit.

Student comparison. Retain the correct setup/hold inequalities, finish the 7.5 ns setup arithmetic and state the missing t_{ccq}. Do not silently substitute 1 ns propagation delay into the hold equation.

Question 6: Schmitt sizes are a threshold-dependent family

The source gives $V_{T+} = 0.7V_{dd}$, $V_{T-} = 0.3V_{dd}$, reference $(W/L)_{N1} = 4$, and $(W/L)_{P1} = 6$. It gives neither V_{tn} nor $|V_{tp}|$, nor the feedback-device channel lengths. The 1.8 V/1 V values in Q4 are *local* premises and do not fill these gaps.

In the ordinary fixed-threshold square-law onset approximation, before a rising trip $V_{out} \simeq V_{dd}$. N2 reaches onset at internal node $u = V_{T+} - V_{tn}$. N1 has overdrive and drain voltage $0.7V_{dd} - V_{tn}$, at its saturation boundary. Feedback N3 has gate/drain at VDD and source u; its saturated overdrive is $0.3V_{dd}$. Current balance gives

$$\frac{1}{2}\beta_{N1}(0.7V_{dd} - V_{tn})^2 = \frac{1}{2}\beta_{N3}(0.3V_{dd})^2,$$

$$\boxed{(W/L)_{N3} = 4\left(\frac{0.7V_{dd} - V_{tn}}{0.3V_{dd}}\right)^2.}$$

Before the falling trip $V_{out} \simeq 0$. P2 begins conducting at internal p node $v = V_{T-} + |V_{tp}|$. P1 is at the saturation boundary with overdrive $0.7V_{dd} - |V_{tp}|$; P3 is saturated with overdrive $0.3V_{dd}$. Hence

$$\boxed{(W/L)_{P3} = 6\left(\frac{0.7V_{dd} - |V_{tp}|}{0.3V_{dd}}\right)^2.}$$


The model requires positive overdrives, $V_{tn} < 0.7V_{dd}$ and $|V_{tp}| < 0.7V_{dd}$. If feedback lengths are *chosen* as 0.5 μm, widths are $2\,\mu m$ and $3\,\mu m$ times the corresponding squared ratios. No unique numerical widths follow without the omitted thresholds. This fixed-threshold onset model excludes unprovided body effect/channel-length modulation and is not a complete VTC simulation.

Student comparison. The first internal-node equation $u = V_{T+} - V_{tn}$ is useful. Its later constant-resistance division treats N2 as fully ON at onset and drops the threshold offset; that does not determine valid scalar dimensions. Replace it by the symbolic MOS-current family. The saved normalized threshold samples verify algebra only and are explicitly hypothetical, not adopted physical parameters.

Question 7: Literal source layouts

(a) The first source layout has *four* crossings per row, eight MOS: two TGs and two inverters. A faithful native-pixel check resolves the apparent overlap at its midpoint. In the original 1648-by-2338 TIFF, rectangle x=455–464, y=1690–1708 contains 190 completely white pixels separating the left Y metal stripe from the independent right clock/contact stripe. The latter connects first n gate C to second p gate C, while the opposite poly route connects first p $\bar{C}$ to second n $\bar{C}$. Thus the second gate is a split clock TG, not an inverter with input Y. The original pixel evidence is saved separately; no scan pixel was altered. Introduce internal nets u and v:


Column	p left	p right	p gate	n left	n right	n gate
1	Y	u	$\bar{C}$	Y	u	C
2	u	v	C	u	v	$\bar{C}$
3	v	V_{DD}	X	v	V_{SS}	X
4	V_{DD}	X	u	V_{SS}	X	u



For C=1 the input Y–u TG is ON and the u–v feedback TG is OFF; the u-to-X inverter gives $X = \bar{Y}$. For C=0 the input TG is OFF and feedback TG closes the two-inverter loop, retaining either state. It is a positive-level *inverting* static latch. No outer input inverter or self-connected last pair from another year's larger layout is inserted.

(b) The second source layout has six crossings per row, twelve MOS. Its central pMOS are *parallel*, with alternating VDD/Z contact intervals, and its central nMOS are *series*, with no intermediate contact straps. Columns 1, 2 and 6 have p gates at VDD and n gates at VSS; these six OFF devices and their floating stubs are retained.

$Z = \overline{abc}$ (NAND3 functional core; 12 physical MOS).



The p interval connections are $p_0, p_1, V_{DD}, Z, V_{DD}, Z, p_6$ left to right; the n intervals are $n_0, n_1, V_{SS}, n_3, n_4, Z, n_6$. Equal named channel ends in the schematics are connected. The source is not the NOR3 layout from 2012/2013, so that answer is not reused by visual resemblance. Eight input truths confirm exactly one functional rail path for each abc state.

Student comparison. The supplied answer does not provide a complete transistor-level extraction for either layout. Its unlabelled pass/clock sketches are insufficient to validate the source contacts; the literal eight- and twelve-MOS netlists above complete the requested schematics.

Question 8: Weak keeper sizes and falling-edge register

(a) The upstream p-network is series A/B in parallel with C, with each p $W/L = 2$. The n-network is C in series with parallel A/B, each n $W/L = 1$. Thus its output is $U = \overline{C(A+B)}$ (OAI21). The enabled TG has zero resistance/capacitance by the source premise and transfers U to Inv1 input s; Inv1 yields $Q = C(A+B)$ while CLK=1.

Let R be the ON resistance of a unit $W/L = 1$ nMOS. From $\mu_n = 2\mu_p$, a $W/L = 2$ pMOS has the same R. Worst upstream high drive uses the A/B p series path, 2R; worst low drive uses C plus one A/B n device, 2R. Parallel alternatives are stronger.

For feedback inverter-2 p width ratio $w_p = (W/L)_{p2}$ and n ratio $w_n = (W/L)_{n2}$, resistances are $R_{pk} = 2R/w_p$ and $R_{nk} = R/w_n$. Overwriting old s=1 needs the upstream 2R pull-down to cross the VDD/2 threshold despite its old p keeper:

$$\frac{V_s}{V_{dd}} = \frac{2R}{R_{pk}+2R} < \frac{1}{2} \implies R_{pk} > 2R \implies \boxed{0 < w_p < 1.}$$


Overwriting old s=0 needs the upstream 2R pull-up to cross upward against its n keeper:

$$\frac{V_s}{V_{dd}} = \frac{R_{nk}}{2R+R_{nk}} > \frac{1}{2} \implies R_{nk} > 2R \implies \boxed{0 < w_n < 0.5.}$$

Equality gives no write margin. This is a weak-keeper family, not a unique pair of sizes. A usual equal-strength choice $w_p = 2w_n$, with $w_n < 0.5$, satisfies both overwrite bounds; the source separately supplies the inverter switching voltage. No leakage/noise data gives a numerical lower bound on keeper strength. The saved checks enumerate all upstream parallel paths and two hundred overwrite-divider cases.

(b) Read the two mux labels rather than the faulty panel reference. The upper drawing selects D at CLK=0 and feedback at CLK=1, a low-level latch. The lower selects D at CLK=1 and feedback at CLK=0, a high-level latch. Both triangles are *noninverting buffers*, with no output bubble.

Connect the *lower/high-level* latch first as master and the *upper/low-level* latch second as slave, sharing the same CLK. During CLK=1, master M follows D while Q holds. At $1 \to 0$, M captures D and the slave opens to deliver M. During CLK=0, later D changes cannot pass the closed master, so Q retains its sample. No clock inversion is needed because the source muxes already have complementary selections.



Ideal sequencing only; no numerical latch delays are assigned. Q changes at falling edges and retains the sampled value when D changes during the low phase.

The model assumes valid setup/settling and ideal phase sequencing; numerical delay/clock-overlap values are unprovided. Thirty-two two-cycle sequences independently verify noninverting Q updates only at falling edges. The original text's Figure 6(c) and repeated "low-level" caption are panel-label/description typos, not missing circuit premises. The student pages have no complete usable keeper-size or labelled mux/order/timing solution; these are derived from the actual source.

Verification and source comparison

Run `python verify.py` to regenerate all saved CSV/JSON evidence. Checks cover Q2's thirty-two functions and full transistor graphs; Q3 positive-edge phase histories; Q4 full-adder truth, dynamic-node caps and duty-dependent retention; Q5 setup/conditional hold; Q6 symbolic onset currents/regions; Q7 all literal devices, latch states and NAND3 truths; and Q8 upstream resistances, keeper overwrite and falling-edge sequences. They are analytical proofs/checks, not simulation or DRC. Exact white-gap coordinates, anonymized comparison, question coverage, compiler results and all-page visual QA are recorded.

Question	Reproducible result and scope
Q2	32 input truths; 64 domino phases; 128 differential candidate states. Core/complete counts: domino 9/19, differential 12/22; static CMOS 10.
Q3	12 physical MOS; eight phase histories establish rising-edge noninverting capture and high-phase retention.
Q4	20 physical MOS; eight full-adder truths; connected-terminal caps $C_z = 3.6\,fF$ and $C_w = 2.6\,fF$; strict hold time below $2.60\,\mu s$. Clock duty remains symbolic.
Q5	Setup bound $t_{pd} \leq 7.5\,ns$; hold bound $t_{cd} \geq \max(0, 1\,ns - t_{ccq})$. The omitted t_{ccq} is not assigned.
Q6	Fourteen normalized threshold samples check current equality and onset regions in the symbolic sizing family; the samples are hypothetical algebraic checks.
Q7(a)	Eight physical MOS, two TGs and two inverters; 32 candidate states check transparent inversion and both closed-latch states. Native source gap: 190 white pixels.
Q7(b)	Twelve physical MOS including six OFF devices; all eight abc inputs establish NAND3 rail connectivity.
Q8(a)	All eight upstream input states and 200 overwrite-divider cases establish strict keeper bounds $0 < w_p < 1$, $0 < w_n < 0.5$.
Q8(b)	Thirty-two two-cycle histories verify falling-edge noninverting capture from the source's high-level master and low-level slave.

The reconstruction covers the complete three-page paper. The two answer PDFs and correspondingly numbered photographs are exact duplicates, so comparisons use one supplied answer set. No grade is used as evidence of correctness. The reconstructed figures are editable and preserve source connections; spacing is normalized for readability. The model qualifications in Q4–Q6 and Q8 are part of the answers rather than silently supplied physical data.