EE3032 Introduction to VLSI Design—Final

Fall 2012

Reconstructed from all three supplied original photographs, printed pages 3-1 through 3-3. Original question marks total **140 points**. Mixed percent/point labels in Q1 are preserved. All figures are editable vector reconstructions that retain the printed circuit connections and qualitative waveforms.

1. (40 points) Answer the following questions.

(a) Explain the following definitions: (1) physical design, (2) instantiate a cell, and (3) instance. (6%)

(b) List two requirements for drawing the layout of a cell in the cell library. (4 points)

(c) List two methods for reducing the power bounce and ground bounce occurring in the IO pads. (4%)

(d) List the major differences among dynamic, domino, and NP-domino logics. (6%)

(e) The dynamic power dissipation (switching power) of a complex gate can be divided into two components. List the two power components. (4 points)

(f) List two design rules for avoiding glitch power of a CMOS circuit. (4 points)

(g) List two major problems of the dynamic logic. (4 points)

(h) List two limitations of the CMOS domino logic. (4 points)

(i) What are the core-limited design and pad-limited design? (4 points)

2. (10 points) Sketch the Boolean function $f = \overline{A(B + C) + C}$ using each of the following logic design techniques: (1) Dynamic logic (5 points) and (2) Fully differential logic (5 points).

3. (15 points) If an inverter driving a capacitance C_L is operated at f frequency and its supply voltage is V_{dd}, then the switching power of the inverter can be expressed as $fC_LV_{dd}^2$. Assume that the β_n and β_p of the inverter are equal to β and an input stimulus with $t_r = t_f = \tau$ is applied, then the short-circuit power of the inverter can be expressed as $k\beta(V_{dd} - V_t)^3\tau f$, where k is a constant. Also, the output t_r and t_f of the inverter can be calculated as $t_r = C_L/(\beta_p V_{dd})$ and $t_f = C_L/(\beta_n V_{dd})$. Complete the following question.

As Figure 1 shows, assume that $\mu_n = 2\mu_p$, the gate capacitance of a W/L PMOS or NMOS transistor is C_g, β_n of a W/L NMOS transistor is β, and the parasitic capacitance of the drain and wires can be neglected. Let a unit delay be equal to $C_g/(\beta V_{dd})$ ns. Calculate the dynamic power (switching and short-circuit power) of the inverter chain if the stimulus with frequency f is applied to the inverter chain.




Figure 1: An inverter chain driving a C_L.

4. (15 points) Figure 2 shows a dynamic logic gate. Assume that $\mu_n = 2\mu_p$, the size W/L of P1 is $4\,\mu m/0.18\,\mu m$, and the channel length of all the transistors is equal to $0.18\,\mu m$. Also, the gate capacitance (C_g) of P1 is C, i.e., $C_g = C$. Complete the following questions.

(a) Determine the sizes of the NMOS transistors X1, X2, X3, X4, X5, X6, and N1 such that the rise time and the fall time of the logic gate are equal, i.e., $t_r = t_f$. (5 points)

(b) Assume that the gate capacitance of a PMOS or an NMOS is proportional to the gate area of the PMOS or the NMOS. If your boss ask you to design the dynamic gate such that the switching power of the clock (CLK) is smaller than $1.25fCV_{dd}^2$, where f and V_{dd} denote the operation frequency and the power supply of the logic gate, determine the sizes of the NMOS transistors X1, X2, X3, X4, X5, X6, and N1 such that the rise time and the fall time of the logic gate are equal, i.e., $t_r = t_f$. (10 points)




Figure 2: A dynamic logic circuit. X1–X6 label the original nMOS controls.

5. (15 points) Figure 3 shows a combinational circuit designed with NP-domino logic. Assume that all the NMOS transistors have the same β_n and all the PMOS transistors have the same β_p, and $\beta_n = \beta_p$. Also, $\mu_n = 2\mu_p$ and the gate capacitance of the PMOS and NMOS transistors are $2C$ and C, respectively; and the turn-on equivalent resistance of the NMOS transistor or the PMOS transistor is R. Complete the following questions.

(a) Assume that the rise time t_r or fall time t_f of a logic gate can be estimated by the product of the output capacitance of the logic gate and the equivalent resistance of the output charge path or the output discharge path, respectively. Also, the delay t_d of a logic gate can be calculated by $t_d = (t_r + t_f)/2$ and the drain capacitance of the transistors can be neglected. Calculate the contamination delay t_{cd} and the propagation delay t_{pd} of the combinational circuit in terms of R and C. (10 points)

(b) Assume that the V_{dd} of the combinational circuit is $1.8\,V$ and the threshold voltage of the PMOS transistors is $|V_{tp}| = 0.5\,V$. Also, the capacitance of the nodes x, y, and z are $0.4\,pF$, $0.8\,pF$, and $1.6\,pF$, respectively. Can the combinational circuit be operated correctly? Explain your answer. (5 points)




Figure 3: A circuit designed with NP-domino logic. The original 22 MOS and all repeated input controls are retained.

6. (15 points) Figure 4 shows a sequential circuit. Assume that the clock-to-Q propagation delay (t_{pcq}), the clock-to-Q contamination delay (t_{ccq}), the setup time (t_{setup}), and the hold time (t_{hold}) of the registers are $0.4\,ns$, $0.1\,ns$, $0.3\,ns$, and $0.2\,ns$, respectively. Also, the delay of a two-input logic gate (i.e., the XNOR gate, the NOR gate, or the XOR gate) and the inverter is $0.7\,ns$ and $0.3\,ns$, respectively. Complete the following questions.

(a) If clock skew is $0\,ns$, determine the maximum operation frequency of the sequential circuit. (5 points)

(b) If clock skew is $0.5\,ns$, determine the maximum operation frequency of the sequential circuit. (5 points)

(c) If the delay of the interconnection between R3 and R4 is $0.05\,ns$ and the clock skew is $0\,ns$, can the circuit be operated correctly? If no, how do you modify the circuit such that it can work correctly? (5 points)




Figure 4: A sequential circuit. The middle gate is XOR; the lower and last gates are XNOR.

7. (20 points) Figure 5 shows two symbolic layouts of two circuits. Draw the transistor-level schematic diagrams of the two circuits.




Figure 5: The symbolic layout. Grey horizontal strips are diffusion, light thick routes are Metal 1, dark narrow routes are poly; black squares are contacts. Dashed boxes are n-well. Geometry is normalized while every crossing and connection is retained.

8. (10 points) Figure 6 shows the Schmitt CMOS circuit and its voltage transfer curve. Assume that the supply voltage $V_{dd} = 1.8\,V$ and the threshold voltage of the NMOS transistors is $V_{tn} = 0.6\,V$. If your boss ask you to design the Schmitt CMOS circuit such that its $V_{T+} = 1.2\,V$, derive the ratio of β_{N1} to β_{N3}.




Figure 6: (a) A CMOS Schmitt circuit. (b) Its voltage transfer curve.