2012 Final: Corrected Independent Solutions

Scope. All original Q1–Q8, printed total 140 points, are available. The Fall 2012 footer establishes the year. The original photographs were read first, and both local handwritten answer sets A and B (four images each) were then compared. Marks and grades are provenance, not evidence that an answer is correct. Student identities are omitted. All diagrams here are editable TikZ; the scanned originals are retained separately.

Models. Use the source's ON-resistor, ideal-clock, fixed gate-delay and stated square-law threshold approximations where applicable. Width-proportional gate capacitances follow the source. NMOS bodies connect to GND, pMOS bodies to V_{DD}. No private process model is redistributed and no SPICE simulation is claimed. A source inconsistency is answered by a feasibility proof rather than silently changing its premise.

Question 1: Definitions, design and logic families

(a) **Physical design** transforms the logical netlist into legal geometry: placement of cell instances, routing, power distribution and physical verification. **Instantiate a cell** means creating a particular occurrence of a reusable cell master and connecting its pins. An **instance** is that particular occurrence with its own name, connections, location and orientation; it is distinct from the master definition.

(b) Two cell-library layout requirements are: (1) a common row height with aligned power/ground rails that abut legally; (2) widths on the placement-site grid and legal boundary/pin access so neighboring cells can be placed and routed without design-rule violations. Fixed width is not required for every cell.

(c) Reduce the shared package/power return inductance by using additional short parallel VDD/GND connections; reduce simultaneous di/dt by controlled slew or staged/staggered output switching. The inductive component is $\Delta V \simeq L\, di/dt$. More supply connections and slower switching attack different factors in this expression.

(d) An n-dynamic gate precharges its output high and may discharge during evaluation. Direct same-phase cascading is unsafe because the precharged high output can prematurely discharge the next stage. CMOS domino puts a static inverter after each n-dynamic stage, making its evaluation output rise monotonically. NP domino alternates n-dynamic stages (high precharge, falling evaluation) and p-dynamic stages (low reset, rising evaluation), with the corresponding clock controls. Alternating polarity permits the required monotonic input direction without a restoring inverter between every pair; proper phase and input stability are still necessary.

(e) The parenthesis *switching power of a complex gate* distinguishes output-load switching power and internal-node switching power:

$$P_{sw,out} = \alpha_o C_o V_{dd}^2 f, \qquad P_{sw,int} = \sum_i \alpha_i C_i V_{dd}^2 f.$$

These formulas assume full swing and count 0-to-1 charging events. Partial swings require the actual transferred charge. Short-circuit power is a separate dynamic mechanism, included explicitly in Q3, and is not the second capacitive switching component requested here; leakage is not switching power.

(f) Balance arrivals at reconvergent inputs, and minimize unbalanced/reconvergent paths or use hazard-free logic where needed (for example, add a consensus term that removes a static hazard). These reduce unnecessary internal/output transitions. Adding capacitance alone may filter a pulse but increases charging energy, so it is not an unconditional low-power rule.

(g) Two major problems are charge sharing with initially low internal nodes and unsafe direct cascading of plain same-phase dynamic gates. Leakage-induced loss of retained charge is another valid dynamic-logic problem.

(h) Basic CMOS domino realizes noninverting functions at its buffered outputs, and requires inputs to remain stable or make only the allowed 0-to-1 transitions during n-evaluation. It also requires an output inverter on each n-dynamic stage; arbitrary feedback or an unbuffered falling domino input is unsafe.

(i) In a **core-limited** design, the logic/core area determines the required die dimensions. In a **pad-limited** design, the number and pitch of IO pads determine the perimeter and hence die size, even if the core would fit in a smaller area.

Comparison. Both sets contain useful definitions and bounce mitigation. Retain the library-abutment and input-arrival explanations. B's output/internal switching distinction in (e) is appropriate; A's switching/short-circuit split and leakage explanation do not answer that exact parenthetical wording. Qualify any claim that dynamic logic is simply "low power," and do not treat capacitive pulse filtering as cost-free.


Question 2: Dynamic and fully differential implementations

Absorption gives $A(B+C)+C = AB+AC+C = AB+C$. Let $h = AB+C$; then

$$\boxed{f = \bar{h} = \overline{AB+C}, \qquad g = h, \qquad f = (\bar{A}+\bar{B})\bar{C}.}$$

The dynamic pull-down uses C in parallel with an A–B series path, plus the precharge pMOS and evaluation footer. It has five MOS. During $\phi = 0$, f precharges high; during $\phi = 1$, it discharges exactly when $h = 1$. No output inverter is inserted, because that would produce h rather than f.

In the fully differential gate, the f pull-down implements $h = AB + C$ and the g pull-down implements $f = (\bar{A}+\bar{B})\bar{C}$. Cross-coupled pMOS loads connect V_{DD} to f with gate g, and to g with gate f. One side discharges and turns on the opposite pMOS, which restores the complementary high output. The core has six nMOS plus two pMOS, or eight devices; if only A/B/C are supplied, three CMOS input inverters add six devices, giving fourteen total. Each complementary input inverter is a pMOS/nMOS pair with both gates at its original input, tied drains at its complement, and sources at the rails.



Left: dynamic implementation (5 MOS). Right: fully differential core (8 MOS); equal net names connect both pMOS feedback gates to the opposite outputs. Three CMOS input inverters generate $\bar{A}, \bar{B}, \bar{C}$ if complements are not supplied.

A	B	C	f	g
0	0	0	1	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

Comparison. The handwritten logic concepts can be retained after applying absorption. Explicitly supply complementary inputs and cross-coupled gate connections; do not count free input complements or change the required output polarity. The verifier checks both transistor conduction graphs on all eight input combinations.

Question 3: Four-stage inverter-chain power

Let $\tau_0 = C_g/(\beta V_{dd})$ denote the source's delay unit. Both input edges in the original waveform span **two unit delays**. Each stage is balanced because its pMOS width is twice its nMOS width. The receiving stage's short-circuit power uses its *incoming* slew, which is the preceding driver's output slew.

Stage	β_i/β	Input cap.	Output load	Input slew	Output slew
1	1	$3C_g$	$6C_g$	$2\tau_0$	$6\tau_0$
2	2	$6C_g$	$12C_g$	$6\tau_0$	$6\tau_0$
3	4	$12C_g$	$24C_g$	$6\tau_0$	$6\tau_0$
4	8	$24C_g$	C_L	$6\tau_0$	$C_L/(8\beta V_{dd})$

The chain's four supplied output nodes charge the listed output loads. The external stimulus driver that charges the first inverter's $3C_g$ input is outside the requested four-inverter power sum. Therefore

$$\boxed{P_{sw} = fV_{dd}^2(42C_g + C_L).}$$

Use the *printed* voltage factor $(V_{dd} - V_t)^3$, without replacing it by a different textbook form. The short-circuit sum is

$$\begin{aligned} P_{sc} &= k(V_{dd} - V_t)^3 f\,[\beta(2\tau_0) + 2\beta(6\tau_0) + 4\beta(6\tau_0) + 8\beta(6\tau_0)] \\ &= 86k\beta\tau_0(V_{dd} - V_t)^3 f = \frac{86kC_g}{V_{dd}}(V_{dd} - V_t)^3 f. \end{aligned}$$

$$\boxed{P_{dynamic} = fV_{dd}^2(42C_g + C_L) + \frac{86kC_g f}{V_{dd}}(V_{dd} - V_t)^3.}$$

The last C_L affects switching power and final output slew, but not the incoming slew of stage 4 in the stipulated power model.




Figure 1: An inverter chain driving a C_L.

Comparison. Both sets correctly obtain the switching load sum. A applies each stage's own output slew in its short-circuit formula and incorrectly makes that power depend on C_L. B omits the increasing stage strength and arrives at an incorrect coefficient 11. Replace both short-circuit sums by the input-slew coefficients 2+12+24+48 = 86. The printed ns unit is not an extra numerical factor to multiply twice.

Question 4: Sizing and proof of infeasibility

Let R_p be the ON resistance of the fixed $4\,\mu m$ P1. With all lengths $0.18\,\mu m$ and $\mu_n = 2\mu_p$, an nMOS of width W (in μm) has

$$\frac{R_n(W)}{R_p} = \frac{2}{W}.$$

The five individually sensitized discharge paths are X1–N1, X2–X3–N1, X2–X6–N1, X4–X5–X3–N1, and X4–X5–X6–N1. The shared middle junction of X2/X5/X3/X6 is retained in the analysis.

(a) One compact solution equalizes every individual path:

Device	X1	X2	X3	X4	X5	X6	N1
W (μm)	8/3	4	8	8	8	8	8
R/R_p	3/4	1/2	1/4	1/4	1/4	1/4	1/4

Every listed path has resistance R_p and therefore matches the precharge time for the same output capacitance. Additional parallel conducting paths are faster. This is a worst-case balance, not a claim that every multi-input state has the same fall time. All seven nMOS widths 8 μm are also a valid simpler worst-case solution. Sizing is not unique: writing $r_i = R_i/R_p$, a family satisfies $r_3 = r_6$, $r_2 = r_4 + r_5$, $r_1 = r_2 + r_3$, and $r_{N1} + r_3 + r_4 + r_5 = 1$, with all resistances positive.

(b) The clock drives only the fixed P1 gate (C) and footer N1 gate. Its switching power is

$$P_{CLK} = fCV_{dd}^2\left(1 + \frac{W_{N1}}{4\,\mu m}\right).$$

The requested strict bound gives $W_{N1} < 1\,\mu m$. But the footer alone is in every discharge path, and finite positive logic-device resistances require

$$R_{N1} < R_p \quad \Longrightarrow \quad W_{N1} > 2\,\mu m$$

to match the rise time. Hence the original requirements are inconsistent:

No finite transistor sizing satisfies Q4(b).

In fact any finite balanced design requires $P_{CLK} > 1.5fCV_{dd}^2$. The coefficient approaches 1.5 only as the footer approaches $2\,\mu m$ from above and logic widths tend to infinity; 1.5 is an infimum, not an achievable finite design. P1 was specified and is not a free variable.

Comparison. B's part (a) widths X1=4, X2=6, all remaining nMOS=8 μm correctly match the worst path and may be retained. A's X3=6 makes the X4–X5–X3–N1 path $13R_p/12$ and fails balance. Both proposed part (b) footers violate the clock limit: the readable A footer 6 gives coefficient 2.5; B footer 8 gives 3. Neither is a solution. Exact conductance-matrix checks cover all 64 logic-control states for each of six compared designs.

Question 5: NP full-adder, correlated delays and sharing

The original contains 22 devices: left n-dynamic stage 7, X p-clocked inverter 3, middle p-dynamic stage 9, Y n-clocked inverter 3. Call the original left dynamic node z, its internal nodes x, y, and the unlabelled middle dynamic output w. The controls A/B/C repeated in the middle gate are the same inputs, so their states cannot be independently chosen to construct a delay path.

In precharge ($\phi = 0$), $z = 1$, $X = 0$, $w = 0$, and $Y = 1$. In evaluation ($\phi = 1$), the left pull-down conducts for $M = AB + C(A + B) = AB + AC + BC$, so $z = \bar{M}$ and the p-clocked inverter gives $X = M$. The middle p network conducts for

$$(\bar{A} + \bar{B} + \bar{C})(\bar{z} + \bar{A}\bar{B}\bar{C}).$$

After substituting $z = \bar{M}$, it gives even parity, $w = \overline{A \oplus B \oplus C}$; the last n-clocked inverter gives $Y = A \oplus B \oplus C$. Thus X is carry and Y is sum. Inputs must follow the required evaluation stability/monotonicity protocol; the result is not a static asynchronous truth table across arbitrary mid-cycle changes.

(a) Loads and reachable delays. Two pMOS gates load z, so $C_z = 4C$. The last data nMOS gate loads w, so $C_w = C$. Neither X nor Y has an explicit external load and the source neglects drain capacitance, so the two terminal clocked-inverter stages contribute zero output RC in this ideal model. This is not a claim of zero physical output delay.

The z precharge is $t_{rz} = 4RC$. With exactly two asserted inputs, its one conducting data path plus footer is $3R$: $t_{fz} = 12RC$, $t_{dz} = 8RC$. With ABC=111, the two data branches are $2R$ and $R + (R \parallel R) = 3R/2$, whose parallel resistance is $6R/7$. Including the footer gives $13R/7$, hence

$$t_{fz} = \frac{52}{7}RC, \qquad t_{dz} = \frac{1}{2}\left(4 + \frac{52}{7}\right)RC = \frac{40}{7}RC.$$

For the middle stage, reset fall time is RC. ABC=000 has $z = 1$, so the z-controlled pMOS is OFF: the header, three top pMOS in parallel, and three lower pMOS in series give $R + R/3 + 3R = 13R/3$. Thus its mean delay is $8RC/3$. This is a primary-input-to-Y *bypass* that does not require a z transition. With exactly two inputs high, only one top pMOS is ON, and falling z enables its parallel lower pMOS: header + top + z-pMOS gives $3R$ and mean delay $2RC$; the z-to-w-to-Y delay is $8RC + 2RC = 10RC$. With 111 the middle top network is OFF, so the fastest z transition does not yield a Y transition.

ABC	z	X	w	Y	Reachable mean delays in RC
000	1	0	1	0	Y: 8/3 (bypass)
001,010,100	1	0	0	1	No evaluation output transition
011,101,110	0	1	1	0	X: 8; Y: 10
111	0	1	0	1	X: 40/7; no Y transition

Following the question's *per-gate average* $t_d = (t_r + t_f)/2$ convention and summing only reachable sensitized paths,

$$\boxed{X:\ [t_{cd}, t_{pd}] = [40RC/7, 8RC], \quad Y:\ [8RC/3, 10RC],}$$

$$\boxed{\text{whole circuit: } t_{cd} = 8RC/3, \qquad t_{pd} = 10RC.}$$

These are the source-defined mean-delay metrics. Actual evaluation-only RC sums, if one instead followed only the active edge, would be $13RC/3$ for the bypass and $15RC$ for the longest z–w route; that is a different convention. Unspecified real output loads would add delay and are not silently invented.

Q5(b): a valid charge-sharing counterexample. Let z be precharged to 1.8 V while y initially retains 0 V. During evaluation choose ABC=001 (C asserts while A=B=0). The C device connects z to y; the A/B devices below y are OFF, and the A device leading to x is OFF. Therefore z shares with *y only*, with no ground path:

$$V_{z,shared} = \frac{C_z V_{dd} + C_y(0)}{C_z + C_y} = \frac{1.6}{1.6 + 0.8}\,1.8 = 1.2\,V.$$

The z-controlled pMOS can turn on when $V_z < V_{dd} - |V_{tp}| = 1.3\,V$. Since $1.2 < 1.3$, this valid floating-node history can falsely enable X and the middle p network. Thus correct operation is **not guaranteed** under the supplied ideal ON-sharing model. A low y state is reachable from an earlier evaluation; precharge does not independently charge y if C is OFF.

For comparison, ABC=100 connects z to x only, giving $1.6 \cdot 1.8/(1.6 + 0.4) = 1.44\,V$, above the false-enable threshold. ABC=101 connects both x and y but also has a complete C–A–footer discharge path, so those three nodes cannot be pooled as an isolated charge-sharing capacitor set. Body effect, nMOS cutoff, leakage and analog transient waveforms are outside this simple model; no missing threshold value is fabricated.

Comparison. A omits the primary-input bypass and combines middle-gate device controls that cannot simultaneously occur, yielding an incorrect upper delay 11RC. Independently optimized stage bounds also cannot be added without checking shared-input reachability. Both students pool x+y+z and obtain approximately 1.03 V; that particular sharing scenario is invalid. Their qualitative malfunction concern is retained, with the valid z+y counterexample and 1.2 V calculation replacing it. All eight ABC states and all sixteen independent ABC/z states are saved for audit; the latter are explicitly flagged when inconsistent with the evaluated z function.

Question 6: Register-to-register timing

Read the bubbles in the original: the lower gate is XNOR, the middle gate is XOR, and the last gate is XNOR. Defining registered outputs q_i,

$$D_3 = \bar{q}_1, \quad D_4 = q_3, \quad U = \overline{q_2 + q_3}, \quad D_5 = U,$$

$$V = \overline{U \oplus q_4}, \quad W = V \oplus q_5, \quad D_6 = \overline{W \oplus q_1}.$$

Combinational paths stop at a register, rather than passing through its D–Q boundary. The nine paths are

Launch	Capture and intervening logic	Delay (ns)
R1	R3: INV	0.3
R1	R6: final XNOR	0.7
R2	R5: NOR	0.7
R2	R6: NOR, lower XNOR, middle XOR, final XNOR	2.8
R3	R4: direct interconnection	d_{34}
R3	R5: NOR	0.7
R3	R6: NOR, lower XNOR, middle XOR, final XNOR	2.8
R4	R6: lower XNOR, middle XOR, final XNOR	2.1
R5	R6: middle XOR, final XNOR	1.4

For pairwise skew $s_{ij} = t_{capture,j} - t_{launch,i}$, setup and hold require

$$T \geq t_{pcq} + d_{max,ij} + t_{setup} - s_{ij}, \qquad t_{ccq} + d_{min,ij} \geq t_{hold} + s_{ij}.$$

(a) At zero skew the setup bound is $T \geq 0.4 + 2.8 + 0.3 = 3.5\,ns$, giving a setup ceiling $f = 285.714\,MHz$. However, the R3–R4 wire delay is not specified in (a). With the ordinary zero-wire idealization, $0.1 + 0 < 0.2$ violates hold; changing the clock period cannot fix it. Thus this is a *setup-only ceiling* until the short path is repaired or an actual interconnect delay of at least 0.1 ns is established. Adding two 0.3 ns inverters on the R3–R4 branch restores its polarity and hold without changing the 2.8 ns critical path, making the ceiling attainable in the stated model.

(b) The unsigned "0.5 ns skew" has no launch/capture clock map. Conservatively interpreting it as a pairwise bound $|s_{ij}| \leq 0.5\,ns$, the adverse setup sign $s = -0.5$ requires $T \geq 4.0\,ns$ and gives $\boxed{f \leq 250\,MHz}$. A favorable critical-pair sign $s = +0.5$ gives a setup-only ceiling $333.333\,MHz$, but makes hold stricter. Positive 0.5 ns pairwise skew requires each affected data path to have $d_{min} \geq 0.2 + 0.5 - 0.1 = 0.6\,ns$. The 0.3 ns R1–R3 path and direct R3–R4 path need repair. Two additional inverters on each short branch give respectively 0.9 ns and 0.6 ns (or 0.65 ns with the wire in part c). Those branch repairs preserve function and the original critical delay. They make the conservative 250 MHz bound hold-safe. A uniform same-signed skew assigned independently to all pairs is not asserted to be a realizable single clock distribution.

Q6(c): branch-only hold repair. Now $d_{34} = 0.05\,ns$ is explicitly given. At zero skew its hold arrival is $0.1 + 0.05 = 0.15\,ns < 0.2\,ns$. Insert two existing 0.3 ns inverters on the *R3-to-R4 branch only*, after the fanout to the NOR; the new data delay is $0.05 + 0.6 = 0.65\,ns$ and hold arrival is 0.75 ns. The branch's setup requirement is only $0.4 + 0.65 + 0.3 = 1.35\,ns < 3.5\,ns$, so the 285.714 MHz ceiling is unchanged. Placing the buffer before the NOR fanout would unnecessarily slow the critical R3–R6 path.





Figure 4, branch-only hold repair; existing fanout paths stay connected.

Comparison. A's 3.5 ns setup bound, adverse-sign 250 MHz and two-inverter hold repair are useful; retain them with the explicit hold and skew qualifications. A's middle gate should be XOR. B incorrectly takes reciprocals of the hold-side minimum time to report GHz frequencies; hold does not determine a maximum frequency and its proposed zero-skew validity fails the short branch. The saved path checks independently enumerate all nine routes and all three pairwise skew envelopes.

Question 7: Literal extraction of both 12-MOS layouts

Each source layout has six gate-crossing columns in each diffusion row: six pMOS in n-well and six nMOS, twelve total. Black contact squares join layers; mere crossings without a contact do not. The opposite clock routes in (a) remain distinct. Source/drain sides below identify the left/right physical channel intervals; MOS channels are treated bidirectionally in this symbolic extraction. Bodies are V_{DD} for pMOS and V_{SS} for nMOS.


(a) Introduce analysis-only nets u, v, r to name the original connected intervals. The complete circuit is input inverter Y-to-u, complementary-clock transmission gates u–v and v–r, inverter with input X/output r, inverter with input v/output X, and the last self-connected pair at X. No last-column device is dropped or rewired.



Column	pMOS left	pMOS right	p gate	nMOS left	nMOS right	n gate
1	V_{DD}	u	Y	V_{SS}	u	Y
2	u	v	C	u	v	$\bar{C}$
3	v	r	$\bar{C}$	v	r	C
4	r	V_{DD}	X	r	V_{SS}	X
5	V_{DD}	X	v	V_{SS}	X	v
6	X	V_{DD}	X	X	V_{SS}	X

For C=0, u–v is ON and v–r is OFF; for C=1, u–v is OFF and v–r is ON. But the physical last p/n pair has gates at X and channels from X to the rails. At X=0 its pMOS pulls upward; at X=1 its nMOS pulls downward. It loads/clamps X and opposes rail-valued retention. This is the literal transistor-level answer requested; it cannot be described as a clean unmodified latch or silently repaired without changing the source. Actual analog levels/writeability depend on omitted device strengths.

Q7(b): NOR core plus six physical OFF devices. The middle three pMOS are in series and the corresponding three nMOS in parallel, so the functional core is $Z = \overline{a + b + c}$. Columns 1, 2 and 6 have p gates tied to V_{DD} and n gates to V_{SS}; these six devices are OFF in ordinary rail logic and leave floating stubs. They still appear in a complete physical schematic.



Column	p left	p right	p gate	n left	n right	n gate
1	p_0	p_1	V_{DD}	n_0	n_1	V_{SS}
2	p_1	V_{DD}	V_{DD}	n_1	V_{SS}	V_{SS}
3	V_{DD}	p_3	a	V_{SS}	Z	a
4	p_3	p_4	b	Z	V_{SS}	b
5	p_4	Z	c	V_{SS}	Z	c
6	Z	p_6	V_{DD}	Z	n_6	V_{SS}

Repeated named terminals in the diagrams are electrically connected, and distinct stub names denote distinct floating segments. The two CSV netlists retain all 24 devices. Verifiers check the NOR's supply conduction on all eight abc states and explicitly identify the self-connected final X pair in (a).

Comparison. A's incomplete (a) sketch cannot replace the original extraction. B's conventional latch interpretation omits or changes the final X pair. Both sets' NOR interpretation in (b) is useful for the functional core, but their schematic omits the six rail-gated OFF devices. Retain the correct NOR result and restore every physical transistor in the requested literal schematic.

Question 8: Schmitt upper-trip ratio from MOS currents

The original explicitly specifies $V_{T+} = 1.2\,V$, rather than merely drawing an input-noise peak. At the rising-input transition, assume the output remains high at V_{dd} immediately before regeneration, and let v_a be the internal node between N1 and N2. N2 starts conducting at $V_{in} - v_a = V_{tn}$, giving

$$v_a = V_{T+} - V_{tn} = 1.2 - 0.6 = 0.6\,V.$$

For N1, $V_{GS} = 1.2$, $V_{DS} = 0.6$, and $V_{GS} - V_{tn} = 0.6$ V: it is at the saturation boundary. For feedback N3, the source is $v_a = 0.6$ V, gate and drain are at $V_{dd} = 1.8$ V, so $V_{GS} = V_{DS} = 1.2$ V and its overdrive is also 0.6 V; it is saturated. Balancing their currents in the fixed-threshold square-law approximation,

$$\tfrac{1}{2}\beta_{N1}(V_{T+} - V_{tn})^2 = \tfrac{1}{2}\beta_{N3}(V_{dd} - V_{T+})^2,$$

$$\boxed{\frac{\beta_{N1}}{\beta_{N3}} = \left(\frac{V_{dd} - V_{T+}}{V_{T+} - V_{tn}}\right)^2 = 1.}$$

This onset model neglects body effect and channel-length modulation, consistent with the fixed threshold provided. It does not claim a complete analog VTC simulation or invent the pMOS threshold/lower trip.




Figure 6: (a) A CMOS Schmitt circuit. (b) Its voltage transfer curve.

Comparison. Both student sets use a constant-resistance divider and infer ratio 2. That substitution is incorrect for these different drain biases. Even with equal β, both carry the same onset current but N3 has $V_{DS} = 1.2$ V while N1 has 0.6 V, so their *effective* V_{DS}/I_D resistances differ by two. That effective resistance difference does not imply a beta ratio of two. The required beta ratio is one under the stated MOS-current approximation.

Reproducible verification

Run `python verify.py`. Its standard-library checks regenerate the saved CSV/JSON evidence: Q2 conduction on all eight inputs; Q3 stage loads/slews; Q4 all 64 control patterns for six compared sizing schemes and the analytical clock-power contradiction; Q5 all eight reachable ABC states, all sixteen independent ABC/z states with consistency flags, and sharing components; Q6 all nine register paths under zero/adverse/favorable pairwise skew envelopes and branch repairs; Q7 complete literal netlists and NOR truth; Q8 onset currents and operating regions. These are analytical checks, not transistor simulations. The reconstructed circuit diagrams remain editable and retain the printed connections. Student comparisons are anonymized in `student-comparison.csv`.