2012 Archive Midterm—Independent Solutions

EE3032 Introduction to VLSI

All seven questions are available. The six photographed question panels do not expose a printed year: 2012 is the archive attribution. The matching six student-answer photos also occur byte-for-byte under 2013, so that directory label is not independent dating evidence. They match this paper's functions, transistor labels and numerical premises, and are treated as fallible references. Student identity remains local. Ideal switch-graph proofs and analytical RC/region/slack checks are reproducible in `verify_logic_timing.py`. No process simulation or measured transistor timing/power is claimed.

1. Brief concepts (30 points)

(a) CMP planarizes accumulated surface topography so later layers can be patterned and connected reliably. Uneven steps otherwise complicate lithography and fine-line continuity.

(b) Pattern density affects polishing and etch uniformity. Local minimum/maximum density constraints, with fill where necessary, help control dishing/erosion and material thickness rather than leaving sparse/dense regions to process differently.

(c) During plasma processing, a large floating conductor attached to a small MOS gate can collect charge. The resulting gate-oxide stress can damage the oxide. Antenna rules limit the relevant conductor/gate ratio or provide discharge paths; this is a fabrication charging effect, not normal radio reception. These first three points follow Li's fabrication lecture, slides 8, 37–40.

(d) The pMOS source is at V_{DD}, the nMOS source at V_{SS}, and both drains join the output. Both gates join the input. The following drawing labels those terminals explicitly.

(e) $NM_L = V_{IL} - V_{OL}$ and $NM_H = V_{OH} - V_{IH}$. V_{IL} and V_{IH} are the two transfer-curve points with slope -1; V_{OL} and V_{OH} are the corresponding guaranteed output limits.

(f) Increase separation/reduce parallel run length, and insert a grounded/power shield between the wires. These reduce mutual coupling. Buffering may improve victim drive and reduce coupled segment length but its effect depends on the aggressor/victim timing.

(g) Fanout input-gate capacitance, output diffusion/junction capacitance, and wire capacitance (including relevant coupling).


(h) At $V_{in} = V_{out} = V_{DD}/2$, equate the n/p currents. In the long-channel saturation approximation,

$$\mu_n(W/L)_n \left(V_{DD}/2 - V_{tn}\right)^2 = \mu_p(W/L)_p \left(V_{DD}/2 - |V_{tp}|\right)^2 .$$

If threshold magnitudes match, $(W/L)_p = (\mu_n/\mu_p)(W/L)_n$. Equal geometric widths alone do not generally center the switching point; no mobility ratio is supplied in Q1.

(i) Double-gate FinFET (control on the two fin sidewalls) and tri-gate FinFET (sidewalls plus the fin top). The double-gate structure is documented in Tsu-Jae King Liu's 2011 Berkeley lecture, slide 19; Intel's 2011 Tri-Gate announcement describes three-side control. These are geometries, not an assertion that source/drain are extra gates.

(j) Insert repeaters and split the wire into N shorter driven segments. Its ideal wire contribution becomes $Nk(\ell/N)^2 = k\ell^2/N$, but the repeaters add approximately Nt_b. The optimum of that simple model is $N \simeq \ell\sqrt{k/t_b}$, giving roughly linear length scaling. Use noninverting buffers or preserve inverter parity. Without repeater delay data there is no numerical optimum count.



Student comparison. Noise-margin and centering equations are consistent when equal threshold magnitudes are stated. The student's unqualified two-times pMOS width is not justified for Q1's unspecified mobility ratio. Its crosstalk buffering/twisting suggestions are possible engineering choices, but increased spacing/shielding directly addresses mutual coupling without added-delay assumptions.

2. Complete majority-gate Elmore model (15 points)




Figure 1: Transistor-level schematic.

The p-network conducts for $Z(X+Y)+XY$; the n-network conducts for $\bar{Z}(\bar{X}+\bar{Y})+\bar{X}\bar{Y}$. Thus

$$\boxed{f = XY + XZ + YZ},$$

with complementary exclusive rail paths for all eight input combinations. The supplied allowed set is only six of those combinations. **(a) Worst Elmore first moments:**

$$\boxed{\tau_{r,max} = R_p(3C + 2C_{out}), \qquad \tau_{f,max} = R_n(3C + 2C_{out}).}$$

For a rise ending at 110, P4 and P5 form the two-resistor main path. Node 2 contributes R_pC_2. N1 remains ON because $\bar{Z} = 1$, attaching node 3 to the output even though N2/N3 are OFF. Its capacitance contributes $2R_pC_3$, along with $2R_pC_{out}$:

$$\tau_r = R_pC_2 + 2R_p(C_3 + C_{out}) = R_p(3C + 2C_{out}).$$

For a fall ending at 010, N1 and N2 form the main path. Node 3 contributes R_nC_3; P5 remains ON and attaches node 2 despite P4 being OFF:

$$\tau_f = R_nC_3 + 2R_n(C_2 + C_{out}) = R_n(3C + 2C_{out}).$$

These are attained in the stated constant-on-resistance, full-level RC step model by the allowed single-input $010 \leftrightarrow 110$ transition: all three participating capacitors start with the full opposite-level error. Other prior states may precharge an internal node and reduce its contribution. Real threshold-limited internal swings would require an initial-voltage/current model not supplied in part (a). OFF devices disconnect branches; they do not disconnect a capacitor if a different ON device still joins it to the output.

The complete final ON-network first moments, normalized to the appropriate rail resistance, are:

Final XYZ	f	Edge	Normalized first moment
000	0	fall	$(5C + 6C_{out})/7$
010	0	fall	$3C + 2C_{out}$
100	0	fall	$3C + 2C_{out}$
110	1	rise	$3C + 2C_{out}$
101	1	rise	$3C + 2C_{out}$
111	1	rise	$(5C + 6C_{out})/7$

For 000/111, the two conducting branches have resistances $3R/2$ and $2R$ in parallel; the effective output resistance is $6R/7$. The two main internal capacitor weights are $2R/7$ and $3R/7$. The verifier solves the complete resistor conductance matrix with exact rational arithmetic, including dangling attached branches. It separately varies R_n, R_p to check that the reported coefficients do not depend on the opposite-network branch resistance. Elmore is a *first moment*, not an exact multi-pole 10–90% rise/fall interval. If the course uses the customary one-pole edge estimate, report $t_{10-90} \simeq \ln 9\,\tau \simeq 2.2\tau$ with that convention explicitly stated. No unique measured edge in seconds can be inferred without R, C, C_{out} values and input slew. The student's full-credit expression $R(C+2C_{out})$ accounts only for the main branch. It omits node 3 during the worst rise and node 2 during the worst fall, so it is not adopted for the printed full capacitance graph. **(b) Internal switching power.** Define α_i as the expected number/probability of charging events per clock cycle (0→1 activity). A partial-swing capacitor charged from the supply draws charge C_iV_i, so

$$\boxed{P_{int} = fV_{DD}\sum_{i=1}^{4}\alpha_i C_i V_i = fCV_{DD}(\alpha_1 V_1 + \alpha_2 V_2 + \alpha_3 V_3 + \alpha_4 V_4).}$$


If "activity" instead counts both rising and falling transitions symmetrically, replace each α_i above by $\alpha_i/2$. The output load is excluded because the question asks *internal* cell power. Leakage and short-circuit currents require separate data. The matching student's supply-times-swing expression is consistent with the charging-event convention.

3. Dual-V_t transistor allocation (10 points)

The exact network is NAND2→NOR2→OR2 on O_0, and NOR2/INV→NAND2 on O_1. A static CMOS OR2 is a NOR2 plus an inverter. Define the intermediate nodes

$$a = \overline{I_1 I_2}, \quad b = \overline{I_0 + a}, \quad c = \overline{b + I_3}, \quad e = \overline{I_3 + I_4}, \quad v = \bar{I}_5.$$

Then $O_0 = \bar{c} = \bar{I}_0 I_1 I_2 + I_3$ and $O_1 = \overline{ev} = I_3 + I_4 + I_5$. The circuit has 24 MOS, not one device per logic symbol.
Conditional transistor schematic. The following allocation uses thin/high-V_t devices in the entire ten-device O_1 cone and in two shorter parallel nMOS branches ($BN1$ gated by I_0, and $CN2$ gated by I_3). The other 12 devices on the critical serial paths remain thick/low-V_t. H/L is also printed next to every name for legibility.



A conditional 12L/12H implementation. Thick=L; thin=H. All original fanin connections are retained. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

Why the allocation needs numerical slack conditions. The low-V_t critical gate delay is

$$D_0 = d_{NAND,L} + 2d_{NOR,L} + d_{INV,L}.$$

Both high-V_t O_1 paths must satisfy

$$\max(d_{NOR,H} + d_{NAND,H},\ d_{INV,H} + d_{NAND,H}) \le D_0.$$

The modified I_0 and I_3 short nMOS paths must also remain within D_0. Their corresponding pMOS series devices cannot automatically be made high-V_t: those pMOS devices also lie on a critical transition path from I_1/I_2. The two selected parallel nMOS branches are OFF for that sensitized critical path, under the gate-delay/unchanged-load approximation. The original gives no high/low threshold values, high-V_t delay penalty, loads, input slew or state-dependent leakage weights. Consequently it does not determine a unique global minimum-leakage allocation or establish that any particular high-V_t substitution preserves the exact all-low speed. The displayed allocation is eligible only when the inequalities pass. If a candidate fails, restore its devices to low-V_t; this is a concrete timing-constrained implementation rule, not an unconditional optimum claim. The graded student's 14L upper cone/10H lower cone is a conservative form of the same approach. Its educational normalization uses INV=1, NAND/NOR=1.5 and OR=2.5, giving 5.5 units on O_0 and 3 on the longest O_1 path. Under a *uniform* high-device gate penalty ρ, the lower cone is admissible only for $\rho \le 5.5/3 = 11/6$. The verifier tests passing and failing penalties, including $\rho = 2$ which violates that bound. This normalization is a reference assumption, not supplied process characterization. Li's Chapter 3 lecture, slide 41, states the qualitative low-threshold critical-path/high-threshold elsewhere principle. It does not supply this paper's missing numerical penalty. Boolean rail exclusivity for all 64 input cases remains valid for either threshold choice in the ideal switch model.

4. Pass-transistor levels and operating regions (10 points)

(a) In the constant-$V_t = 0.4$ V model, the lower chain's six gates are all held at 1.8 V. It has a single threshold-limited high level, not six threshold drops:

$$\boxed{Z_{max} = 1.8 - 0.4 = 1.4 \text{ V}, \qquad Z_{min} = 0 \text{ V}.}$$

The top helper passes X into the gate of a second pass transistor. That gate rises only to 1.4 V; the second device still takes full X as its data input:

$$\boxed{Y_{max} = 1.8 - 2(0.4) = 1.0 \text{ V}, \qquad Y_{min} = 0 \text{ V}.}$$

Thus the extra loss at Y is due to a degraded *gate* voltage, rather than arbitrary subtraction for every serial source/drain device. The matching student's settled levels agree. The waveforms below are qualitative; capacitances/sizes do not specify rise duration. Numerical maxima use the stated constant threshold; a body-effect correction would need additional parameters and could lower them.





Figure 3: A pass-transistor logic circuit. The upper pass gate receives X as data and a degraded copy of X as its gate; it is not a two-device series data chain.



(b) For an nMOS, assign the lower-potential terminal as source. Conducting linear operation requires $V_{DS} < V_{GS} - V_t$, equivalently $V_{GD} > V_t$; saturation requires $V_{GD} < V_t$, with equality the boundary. The terminal directly driven by X at $m1$ can reach 1.8 V. At a high charging bias, $V_{GD} = 1.8 - 1.8 = 0 < 0.4$, so $m1$ can saturate. At lower input/discharging bias it can be linear. An ideal abrupt high step places it in saturation while charging, then cutoff at its threshold-limited endpoint; a finite ramp/other admissible bias supplies the linear interval. For $m2$–$m6$, both data terminals are bounded by $1.8 - 0.4 = 1.4$ V. With their gates at 1.8 V, $V_{GD} \geq 0.4$ V. Thus they are linear while conducting, with possible saturation-boundary or cutoff limits, and cannot enter *interior* saturation under this no-body-effect/no-overshoot bound. The verifier checks 225 endpoint bias pairs in the bounded interval and explicit $m1$ examples. These are analytical admissible biases, not simulated trajectories.

5. Equal inverter sizes with fixed $8RC$ delay (10 points)

The minimum nMOS has $R_n = R$, $C_{g,n} = C$. With $\mu_n = 3\mu_p$ and p/n width ratio α, $R_p = 3R/\alpha$ and the next inverter's input capacitance is $(1+\alpha)C$. A transition through the first two inverters sees one rising and one falling response, so

$$T = (R_n + R_p)(1+\alpha)C = RC(1+\alpha)(1+3/\alpha).$$

The printed equality $T = 8RC$ yields

$$\alpha + 4 + \frac{3}{\alpha} = 8 \quad \Longrightarrow \quad (\alpha-1)(\alpha-3) = 0, \qquad \alpha \in \{1, 3\}.$$


For the same input charging activity a_{01}, the first two inverter output nodes each drive an equal next-stage gate load:

$$P_{sw,1+2} = 2a_{01}f(1+\alpha)CV_{DD}^2.$$

Therefore $\boxed{\alpha = 1}$ gives the minimum switching power subject to the required delay; its two-node gate load is $4C$, versus $8C$ for $\alpha = 3$, so its modeled power is half. The final external C_L is after the third inverter and is outside the bracketed first-two-stage T. Output diffusion/wire capacitance is not supplied and is excluded from this gate-load model. The unconstrained fastest size would be $\alpha = \sqrt{3}$, giving $T = (4 + 2\sqrt{3})RC$, but it does not satisfy the printed equality $8RC$. Matching rise/fall resistances at $\alpha = 3$ is likewise not the minimum-power choice here. The student's two roots and final $\alpha = 1$ agree.


6. Static CMOS with only true literals (10 points)

(a) Eight MOS. The nMOS network realizes $w(x + y + z)$ with one w in series with three parallel devices. The pMOS dual is one w branch in parallel with a three-device series x, y, z branch. This directly gives $f = \overline{w(x + y + z)}$, needs no input complements, and uses four devices in each rail network. Each essential literal must occur in its controlling n/p network, so this conventional complementary realization attains the eight-device minimum.




Eight-device complementary CMOS for Q6(a). Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

(b) Conventional complementary CMOS: 12 MOS. Generate $\bar{x}, \bar{y}$ with two inverters (four MOS). The output pull-down realizes the equality function $xy + \bar{x}\bar{y}$; its pMOS dual gives the requested XOR $\bar{x}y + x\bar{y}$. The four-n/four-p complex gate plus the input inverters totals 12.



Complete XOR, including both generated complements; all four input cases have exactly one output rail. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

This is the minimum within a single complementary complex output gate with the required true/complement literal generators: the nonunate equality PDN needs both polarities of each input, four conducting literals, and its four-device dual. The matching student's supposed 10-MOS circuit uses $k = \overline{xy}$ and a PDN $k + xy$; since $k + xy = 1$, that circuit produces constant zero and fails 01/10. Partial grading does not make it an XOR. **If "static CMOS" includes transmission-gate logic, an eight-MOS XOR is available.** The paper does not explicitly state that pass gates are excluded. With the same two input inverters, use two complementary TGs as a mux: pass y when $x = 0$, and pass $\bar{y}$ when $x = 1$. This is static and full swing in the ideal TG model, although it is a different design style from a single complementary PUN/PDN gate.



Eight-device static TG alternative. TY: N gate $\bar{x}$, P gate x; TYB: N gate x, P gate $\bar{x}$. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

Thus use 12 for the conventional fully complementary interpretation; if the broader static pass-logic interpretation is permitted, the displayed eight-device implementation is smaller. The alternative is kept explicit rather than silently changing the requested design style or asserting an unrestricted minimum from one topology.

7. Full adder (15 points)

(a) The sum/carry encode the integer $x + y + c_{in}$:

x	y	c_{in}	s_{out}	c_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


(b)

$$\boxed{c_{out} = xy + xc_{in} + yc_{in} = xy + c_{in}(x + y), \qquad s_{out} = x \oplus y \oplus c_{in}.}$$

Equivalently $s_{out} = \bar{x}\bar{y}c_{in} + \bar{x}y\bar{c}_{in} + x\bar{y}\bar{c}_{in} + xyc_{in}$. **(c) A complete 28-MOS static CMOS implementation.** Let $\bar{c}_{out}$ be the internal complemented carry. Generate it directly with a five-nMOS PDN for $xy + c_{in}(x + y)$ and its five-pMOS dual; an output inverter produces c_{out}. Use the identity

$$s_{out} = \bar{c}_{out}(x + y + c_{in}) + xyc_{in}.$$

Its seven-nMOS PDN and seven-pMOS dual generate $\bar{s}_{out}$; an output inverter produces the true sum. The count is $(5 + 5 + 2) + (7 + 7 + 2) = 28$. Only the three true primary inputs are needed; the required complemented carry is generated inside the circuit. The following named-net transistor diagram includes every device, both output inverters and all intermediate series joins. It is fully complementary rather than a threshold-loss pass implementation.



All 28 full-adder devices. C-prefixed complex devices generate complemented carry; S-prefixed devices generate complemented sum. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

The verifier exhausts all eight cases and checks exclusive output rails plus $s_{out} + 2c_{out} = x + y + c_{in}$. The matching student's truth table and SOPs are correct. Its literal-based carry pull-down uses $\bar{x}\bar{y} + \bar{x}\bar{c}_{in} + \bar{y}\bar{c}_{in}$, which can correctly produce the true carry after output inversion, provided those complement wires exist. Its drawings omit generators for complemented primary inputs. The complete network above avoids that omission and produces both original requested true outputs with only the three true primary inputs.

Verification and provenance

Saved evidence includes eight majority truth rows and six complete RC networks, 64 dual-threshold logic cases, explicit passing/failing slack examples, pass-level/region examples, both feasible sizing roots, 16 Q6(a) and four Q6(b) cases with the incorrect student circuit distinguished, and eight full-adder cases. The no-body-effect bound is checked over 225 downstream endpoint pairs. Ideal rail checks do not establish analog threshold choices, transistor noise margins or process timing. The reconstructed questions retain their printed page order, and the matching answer-photo duplicates are treated as one comparison source. No reference identity page is published. `coverage-entry.json` records all seven questions/100 points. `qa.json` records compilation and page review.