EE3032 Introduction to VLSI Design—Final

Fall 2018

Editable reconstruction of printed questions F-1–F-3. Handwritten study annotations are excluded. Printed point allocations total 115; all eight questions are retained. Figures preserve connectivity and qualitative waveforms, with normalized geometry.

1. (30 points) Answer the following questions.

(a) Explain the latchup phenomenon and list two approaches to alleviate the occurrence probability of latchup. (6 points)

(b) List two requirements for drawing the layout of a cell in the standard cell library. (4 points)

(c) What is soft error? (2 points)

(d) The soft error rate of a circuit is increased with the increasing of operation frequency and the scaling down of technology node? Explain the reasons in terms of three effects: logical masking effect, electrical masking effect, and latch window effect. (6 points)

(e) List two limitations of the dynamic logic. (4 points)

(f) What are the core-limited design and the pad-limited design? (4 points)

(g) What is the physical design? What is the goal of the design rule? (4 points)

2. (10 points)

Fig. 1 shows a domino logic realizing the Boolean function $Y = ABC$. Complete the following questions.




Figure 1: (a) Domino logic circuit (b) Clock waveform.

(a) Draw the transistor-level schematic diagram of the domino logic. (3 points)

(b) Assume that the t_r (rise time) and t_f (fall time) of each 2-input AND gate are 1 ns and 2 ns, respectively. How long is the minimum clock period of ϕ if the duty cycle of ϕ is 50%? (4 points)

(c) Assume that each transistor has the following characteristics: $C_d = 0.1$ fF; $C_g = 1$ fF; $I_{Lp} = 1$ nA (PMOS leakage current); $I_{Ln} = 2$ nA (NMOS leakage current). Also, the supply voltage is 1.8 V and the threshold voltage of logic 1 is 1.3 V. Could the circuit be operated correctly at the minimum clock period? Why? (3 points)

3. (10 points)

Figure 2 shows a Schmitt trigger circuit. If you apply an input signal as shown in the left figure to the Schmitt trigger circuit, the circuit outputs the signal as shown in the right figure. Assume that $\beta_n = 2\beta_p$; the turn-on equivalent resistance of N_1 transistor is R; the simple RC delay model is used to estimate the delay and $t_r = t_f = 2RC$. Complete the following questions.




Figure 2: A CMOS Schmitt trigger circuit and its qualitative input/output waveforms.

(a) Let $V_{tn} = |V_{tp}| = 0.4$ V, $V_{DD} = 2.0$ V, $V_T^+ = 1.4$ V, and $V_T^- = 0.6$ V. If the size of $N_1 = 100$ nm/40 nm, determine the sizes of the transistors N_2, N_3, P_1, P_2, and P_3. (5 points)

(b) Let $V_{tn} = |V_{tp}| = 0.6$ V, $V_{DD} = 1.8$ V, $V_T^+ = 1.2$ V, and $V_T^- = 0.6$ V. If an inverter is designed by removing the transistors N_3 and P_3, is the short-circuit power of the inverter larger or smaller than that of the Schmitt trigger circuit? Explain your answer. (5 points)

4. (15 points)

Draw the transistor-level schematic diagram of the Boolean function $f = \overline{A(BC + D)}$ using each of the following logic design styles: (1) Dynamic logic (5 points) (2) Fully differential logic (5 points) (3) Differential split-level logic (5 points).

5. (15 points)

Figure 3 shows an NP-domino logic circuit. Assume that $\beta_n = 2\beta_p$. Complete the following questions.

(a) What is the Boolean function of the NP-domino logic circuit? (5 points)

(b) If the sizes of P_1 and N_5 are 80 nm/20 nm and 20 nm/20 nm, respectively, determine the sizes of the other transistors such that $t_r = t_f$ at nodes X and Y. (5 points)

(c) If the gate capacitance of N_5 is C, the supply voltage is V_{DD}, and the operation frequency is f, express the dynamic power consumed by the clock in terms of V_{DD}, f, and C. (5 points)




Figure 3: An NP-domino logic gate.

6. (10 points)

Draw the transistor-level schematic diagram of the symbolic layout shown in Figure 4.




Figure 4: Symbolic layout.

The vector redraw preserves the independently traced 2018 contacts, continuous poly routes and 20 active/poly crossings. Geometry is normalized; the source specifies no scale.

7. (10 points)

Figure 5 shows one possible implementation of the D register. Complete the following questions.

(a) Figure 5 shows a register consisting of a master latch and a low-cost slave latch. Label the clock signals for the transmission gates such that the register is a negative-edge triggered register. (3 points)

(b) Assume that the delay of Inv1, Inv2, and the transmission gate is 0.15 ns, 0.2 ns, and 0.1 ns, respectively. Define the value of setup time of the register if the clock is ideal. (2 points)

(c) As Figure 5 shows, assume that the switching threshold voltage of inverter Inv2 is $V_{DD}/2$ and the turn-on equivalent resistances of the transmission gate, N1, N2, P1, and P2 are $R_{TS}, R_{N1}, R_{N2}, R_{P1}$, and R_{P2}, respectively. List two inequalities for determining the sizes of P2 and N2 such that the register can be operated correctly. (5 points)




Figure 5: A static register. TG clock labels are intentionally blank, as in the original.

8. (15 points)

Figure 6 shows a sequential circuit. Assume that the clock-to-Q propagation delay (t_{pcq}), the clock-to-Q contamination delay (t_{ccq}), the setup time (t_{setup}), and the hold time (t_{hold}) of the registers are 0.2 ns, 0.1 ns, 0.2 ns, and 0.2 ns, respectively. The delay of the XNOR gate, the AND gate, the OR gate, and the inverter is 0.4 ns, 0.5 ns, 0.5 ns, and 0.2 ns, respectively. Also, the delay of interconnection can be ignored. Complete the following questions.

(a) Can the circuit be operated correctly? If not, list two possible methods to modify the circuit such that it can operate correctly without sacrificing the operation frequency? Draw the modified circuit. (5 points)

(b) Determine the maximum operation frequency of the modified circuit. (5 points)

(c) Inserting registers into the circuit such that the modified circuit can be operated at $\frac{4}{3}$ times the original operation frequency. (5 points)




Figure 6: A sequential circuit. All six registers use a common ideal rising clock.