2021 Midterm – Corrected Solutions

EE3032 Introduction to VLSI, National Central University

The complete original paper has six questions. Derivations below use the photographed problem statements first. The three-page corrected student PDF and the seven answer/lecture photographs are comparison evidence, not an official numerical model. The archive assigns the paper to 2021; the paper itself has no printed year.

1. Short answers (35 points)

(a) Coat the wafer with photoresist; align the mask and expose; develop the resist; etch the exposed target film/silicon through the resist pattern; strip the resist. Exposure/development makes the temporary resist mask, and etching transfers it to the target surface.

(b) Insert a grounded shield between the wires, and increase their spacing (or shorten the parallel overlap). Both reduce mutual capacitive coupling. A repeater can lower victim impedance, but it does not remove the coupling capacitance.

(c) SOI places a thin active silicon layer above a buried insulator (usually buried oxide) and a handle wafer. This isolates source/drain regions from the bulk substrate, reduces junction area and associated leakage/capacitance, and removes a conducting bulk path. Fully depleted thin-body SOI also improves electrostatic control. Gate tunneling and all other leakage are not automatically eliminated.

(d) The course correction lists thermal oxidation and chemical vapor deposition (CVD) of oxide. Thermal growth consumes silicon and can use dry oxygen or wet steam; CVD deposits an oxide film rather than oxidizing the underlying silicon. The distinction matters when describing the physical process.

(e) Static CMOS is ratio-less for correct steady-state Boolean levels and gives full rail-to-rail restored outputs. In its ideal stable state one network is off, so there is no direct DC supply-to-ground path; real leakage remains.

(f) The intended two components are leakage-current mechanisms: reverse-biased source/drain-to-body junction leakage and subthreshold conduction through an off channel. Thus $P_{static} = V_{DD}I_{leak}$. The output load capacitance causes switching energy, not static DC power; a voltage source by itself is not a leakage mechanism. Modern devices can also have gate leakage, but that does not replace the two course-listed mechanisms.

(g) PMOS passes a strong high level to the pull-up rail, while NMOS passes a strong low level to ground. Complementary pull-up/pull-down networks therefore restore both rails without the threshold loss of an NMOS-only high or a PMOS-only low.

(h) Via-first and via-last. Via-middle is another integration sequence, but only two are requested.

(i) For a series NMOS stack with its body at ground, the device nearest the output can have the largest elevated source voltage and hence largest V_{SB}. Its threshold rises by $\gamma(\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F})$. The analogous PMOS stack has its body at V_{DD}. This is a stack/source-to-body effect: being attached to the output drain alone does not create body effect, and a grounded-source inverter NMOS has $V_{SB} = 0$.

(j) During plasma processing, a long temporarily floating conductor can collect charge and drive a damaging voltage across a connected thin gate oxide. Add an antenna protection diode to provide a discharge path; or split/re-route the long connection with a jumper to a later metal layer so the early fabrication-stage antenna area is smaller. These are fabrication antenna fixes, rather than RF antenna measures.


(k) Wafer-to-wafer (W2W), die-to-wafer (D2W), and die-to-die (D2D), as expressly listed on the photographed lecture-board correction. Face-to-face/back-to-back describe orientation; TSV and CMP describe other operations, so neither list is the requested three assembly groupings.


(l) $C_L = C_g + C_d + C_w$: fan-out input gate capacitance, diffusion/junction capacitance on the driving output, and interconnect/routing capacitance.

(m) Shorted-gate (SG) FinFET, with the two side gates tied together, and independent-gate (IG) FinFET, with independently controlled side gates.

2. Transmission-gate 8:1 MUX and NAND (15 points)

(a) Use a balanced tree of seven 2:1 MUX cells. Each cell has two transmission gates: the top path is enabled by $\bar{S}$, the bottom path by S. In the figure, each TG box is the parallel PMOS/NMOS pair shown in the key below. Its label gives the NMOS enable e; the PMOS gate is the complement $\bar{e}$ shown in the key.





Generate $\bar{S}_0$, $\bar{S}_1$, and $\bar{S}_2$ with three ordinary static CMOS inverters. The core has 14 TGs = 28 MOS, plus 6 MOS for these select inverters. No output restoration buffer is required to obtain full rails with a TG; a buffer can be added for drive. Every selected data path crosses three TGs. With $i = 4S_2 + 2S_1 + S_0$, the output is $Y = D_i$.

(b) Connect $S_2 = A$, $S_1 = B$, $S_0 = C$, and choose

$$D_0 = D_1 = \cdots = D_6 = 1, \qquad D_7 = 0.$$

Then $F = 1$ except when $ABC = 111$, so $F = \overline{ABC}$. Constants mean physical V_{DD}/ground connections. The eight-input three-TG branch design in the students' work is also logically valid; the tree uses fewer switches and shares internal stages. It is important to connect the three selects, not just draw the data constants.


3. Static CMOS from the truth table (15 points)

The original on-set is $\{3, 5, 7, 9, 10, 11, 13, 14, 15\}$ in binary $ABCD$ order. Grouping the ones gives

$$\boxed{F = AC + AD + BD + CD = AC + D(A + B + C).}$$

For example, $ABCD = 1010$ has $F = 1$, so a solution containing only the three D terms is incomplete. Another valid factorization is $F = (A + B + C)(A + D)(C + D)$.


Use a complementary complex gate to produce $G = \bar{F}$, followed by a static inverter to restore the positive F polarity. The NMOS pull-down of G is (A series C) in parallel with D series ($A \parallel B \parallel C$). Its PMOS dual is ($A \parallel C$) in series with $D \parallel$ (A series B series C).



All source/drain names in this schematic are electrical net labels: repeated names are connected, and 0 denotes ground. This is a complete 14-MOS realization. The six NMOS implement F as a conduction condition; the six PMOS implement $\bar{F}$. The last two transistors invert G. PMOS bodies connect to V_{DD} and NMOS bodies to ground. Exhaustive connectivity checking gives exactly one rail connection and the correct F for all 16 rows.

Both student sets have valid four-term Boolean expressions (one includes a redundant product). The corrected circuit is factored and includes the required output polarity explicitly; it does not assume complemented inputs are freely available.

4. Feedback NMOS gate (15 points: 9+6)



Name the junction of N1, N3, and N2 u. N2's gate is V_{out}, not V_{in}; its right terminal is tied to 1.2 V.

(a) Course fixed-resistance answer. The photographed lecture-board correction expressly uses the divider with N1 and N2 conducting while V_{out} is still high:

$$u = \frac{R_{N1}}{R_{N1} + R_{N2}}(1.2\text{ V}) = \frac{R}{R + 2R}(1.2\text{ V}) = 0.4\text{ V}.$$

N3 starts conducting when $V_{GS3} = V_{in} - u$ reaches $V_{tn} = 0.4$ V. Thus the threshold used for the qualitative point x is

$$\boxed{V_{in}(x) \simeq 0.4 + 0.4 = 0.8\text{ V}.}$$

This is a lumped on-resistance approximation. The first student's shortcut $V_{out} - V_t$ happens to give the same number, but it omits the specified resistance ratio and is not the correct divider derivation. A time-constant/ramp argument is also unnecessary: no numerical input slew or capacitance is given.

(b) Region conditions. For an NMOS with the lower-potential terminal used as its source, cutoff means $V_{GS} < V_t$; saturation means $V_{GS} \geq V_t$ and $V_{GD} \leq V_t$; triode means $V_{GS} \geq V_t$ and $V_{GD} > V_t$. Applying the actual gate connections gives:

Device	V_{GS}	V_{GD}
N1	V_{in}	$V_{in} - u$
N2	$V_{out} - u$	$V_{out} - 1.2$
N3	$V_{in} - u$	$V_{in} - V_{out}$

4(b), continued: distinguish onset from output discharge.

The interval ends at the drawn input/output crossing x, so before that crossing $V_{out} \geq V_{in}$. In the conducting output-discharge portion, N3 is on, which means $V_{in} - u > 0.4$ V. This directly proves the expected conducting-state answer:

Device	Region during discharge before x	Reason
N1	triode (linear)	$V_{GD1} = V_{in} - u > 0.4$
N2	saturation	$V_{GS2} \geq V_{in} - u > 0.4$, $V_{GD2} \leq 0$
N3	saturation	$V_{GS3} > 0.4$, $V_{GD3} = V_{in} - V_{out} \leq 0$


Conducting discharge: N1 linear, N2 saturation, N3 saturation.

The first student's N1 linear and N2 saturation classifications can apply here, but N3 linear is wrong: before the crossing, its V_{GD} is nonpositive, so an on N3 is saturated.

There is also an onset portion if t_1 is interpreted as the instant V_{in} first reaches 0.4 V. Before N3 turns on, $V_{in} - u < 0.4$ V. An on N1 is then saturated, N2 is saturated if on, and N3 is off. At $V_{in} - u = 0.4$ V, N1 is at its saturation/triode boundary and N3 is at its turn-on boundary. These boundary states are not the fully conducting discharge state above. The original qualitative waveform does not specify $u(t)$ or locate N3 turn-on numerically relative to every part of the ramp; the region inequalities handle both phases without inventing a transient.

Physical-model limit. Constant R, $2R$, and R do not constitute a self-consistent saturation-current model. The exact moving $u(t)$ and the exact crossing $V_{out} = V_{in}$ depend on the pull-up network, MOS current laws, body effect, capacitances, and slew, which the original does not supply. Hence 0.8 V is the documented course approximation, rather than an exact transistor-level transient prediction. The region inequalities remain the authoritative test if a more detailed waveform is provided. For instance, a square-law saturation model with $\beta_1/\beta_2 = 2$ would give a different initial N3 turn-on value, $0.4 + 0.8/(1 + \sqrt{2}) \simeq 0.7314$ V; that additional model is not specified by the exam and is not substituted for its requested resistor answer.

5. Four-transistor circuit (10 points)



When $A = 0$, the transmission gate is on and passes B to y. When $A = 1$, the TG is off and the right-hand pair has conventional rails $A = 1$, $\bar{A} = 0$, giving $y = \bar{B}$. Consequently

$$\boxed{y = \bar{A}B + A\bar{B} = A \oplus B.}$$

The first student called it an inverter and received only partial credit; that conclusion ignores the $A = 0$ pass mode. The second student's XOR conclusion is correct.


The pass mode has finite TG resistance and relies on the upstream B driver; it provides no independent restoring gain or fixed drive strength. The switched supply inputs $A, \bar{A}$ must themselves be well-driven complementary signals. During imperfectly matched transitions, contention or a floating output can occur. Supply/body connections and fan-out therefore matter; this is not interchangeable with a conventional always-powered static XOR under arbitrary loading and slew. Complement generation for $\bar{A}$ also costs an inverter if it is not already present.

6. Positive function and transition-specific inverter (10 points)

(a) Factor the specified positive function:


$$F = X(Y + Z) + XW = X(Y + Z + W).$$

Implement $G = \overline{X(Y + Z + W)}$ with an 8-MOS complementary gate, then use a 2-MOS inverter. This needs only the original inputs:



The NMOS network is X in series with $Y \parallel Z \parallel W$. Its PMOS dual is X in parallel with Y–Z–W in series. The final inverter is essential to make F positive. The students' complemented-input versions can also be correct if the complements are explicitly generated, but expanding the unfactored expression needlessly duplicates X.

(b) The given function here is different: $F = \overline{X(Y + Z)}$. Its six-transistor AOI21 network is




Every device has W/L. For the specified sequence $101 \to 100 \to 101$, only Z switches, while $X = 1, Y = 0$. The truth sequence is $F : 0 \to 1 \to 0$, so the equivalent inverter input is Z.

6(b), continued.

On the rising-output edge ($Z : 1 \to 0$), P_X is off and P_Y, P_Z are in series. Thus $R_{p,eq} = 2R_p$ and $(W/L)_{p,eq} = W/(2L)$.

On the falling-output edge ($Z : 0 \to 1$), N_Y is off and N_X, N_Z are in series. Thus $R_{n,eq} = 2R_n$ and $(W/L)_{n,eq} = W/(2L)$.

$$\boxed{(W/L)_{p,eq} = (W/L)_{n,eq} = \frac{W}{2L}, \quad \text{input} = Z.}$$



Both widths may be written $W/2$ with length L, or widths W with length $2L$ within the simple resistance model. PMOS and NMOS do not thereby have equal physical resistance: their mobilities may differ. Retain the original output capacitance C_L when using

$$t_r \simeq 0.69(2R_p)C_L, \qquad t_f \simeq 0.69(2R_n)C_L.$$

These expressions capture the effective output drive, not a full Elmore network including internal-node charge or nonlinear MOS transients. No numerical time is determined without a load and device model.

The three-page student PDF uses the all-input-on pull-down and all-input-off pull-up equivalents, $2W/(3L)$ and $3W/(2L)$. Those are general network states, not the specified $X = 1, Y = 0$ transition, and therefore answer the wrong question. The five-page answer/lecture set's page 4 correctly selects the two series devices on each edge.

Verification and source limits

`verify.py` independently checks all 16 Q3 truth rows against the printed table and transistor connectivity, all 16 Q6(a) input states against its transistor graph, all 8 Q6(b) states plus the three transition states, all four Q5 conduction states, and all eight NAND select rows. The 8:1 selection tree is exhaustively checked for every 8-bit data vector and select value (2048 cases). The Q4 divider and device inequalities are checked separately under their labeled approximation. These checks are ideal Boolean/connectivity and algebra checks, not HSPICE measurements.

Point labels are preserved: Q1–Q6 totals are $35 + 15 + 15 + 15 + 10 + 10 = 100$, and Q4(a)+(b) prints $9 + 6 = 15$.

Source notes. The supplied comparison evidence includes two corrected student sets and three lecture-board correction photographs. Lecture-board pages specifically support Q1(d),(f),(k), and the Q4 resistance derivation. Later typed study annotations on the student images are distinguished from grading and from printed exam text.