2017 HW3

Equal-size AND Gate and Short-circuit Power


EE3032 / Introduction to VLSI Design

The original prompt and all supplied completed answers were read first. Both questions are independently solved and verified with actual local CIC018 TT HSPICE simulations. Sources, hashes, and corrections are in the year source ledger.

1. Equal-size six-transistor AND gate

The internal node is $F = \overline{AB}$, and the final output is $Z = AB$. **All six transistors have the same size**, as required:

$$\boxed{W = 0.60\,\mu\text{m}, \quad L = 0.18\,\mu\text{m} \quad \text{for every pMOS and nMOS.}}$$



Every pMOS bulk connects to VDD and every nMOS bulk to VSS. The testbench declares a 1 fF Z load, because the prompt leaves the load unspecified; the inverter gate provides the natural F load. Conditions are TT, 25°C, 1.8 V supply, 100 ps input rise/fall time, and `DELMAX=2p`. This nominal supply and declared load make the simulation fully reproducible; other choices change the delay numbers. The three bidirectional families 00↔11, 01↔11, and 10↔11 cover all primary-input transitions that change the ideal outputs. Each family is simulated over three cycles. Delays use input and output 50% crossings (0.9 V), with the changing input as the trigger; A/B coincide in the 00 case.

First-cycle case	F_{HL} ps	F_{LH} ps	Z_{HL} ps	Z_{LH} ps
00→11→00	43.599	37.745	53.720	76.753
01→11→01	33.262	55.095	72.318	66.828
10→11→10	38.667	70.241	87.606	72.111

Taking the maxima of all 36 actual measurements gives:

Node	Direction	Worst delay (ps)	Initial AB	Cycle
F	HL	43.599	00	1
F	LH	70.256	10	3
Z	HL	87.606	10	1
Z	LH	76.753	00	1

All four truth-table states are checked with six samples: initial states at 4 ns and the 11 state at 9 ns. Every low is below 0.2 V and every high exceeds 1.6 V. The largest F falling delay occurs when both inputs rise into 11; the largest F rising/Z falling delays occur in 11→10, when the upper on-device also charges the stack node. **Reference comparison.** The supplied student report uses the same 0.6/0.18 μm size for every device but chooses 1 V and no explicit load, reporting F worst 89.1/135 ps and Z worst 188/165 ps. Those are not directly comparable to our 1.8 V,1 fF measurements. We retain the equal-size circuit and six transitions, but correct the report's tendency to label Z's transition direction by F: F falling means Z rising, and vice versa. Every primary-input-to-output measurement is now executable.

2. Correct cycle-average short-circuit power

Use an inverter with $W_p = 1.44\,\mu$m, $W_n = 0.36\,\mu$m, and $L = 0.18\,\mu$m, at 1.8 V and TT/25°C. The input has 3 ns rising/falling ramps,40 ns high pulse width, and 86 ns period. Sweep

$$C_L = 0.1, 0.3, 0.5, 0.7, 1.0 \text{ pF}.$$

The 2017 prompt does not fix the edge duration or capacitance sweep. We choose the same 3 ns ramps and five loads used in the supplied reference, and state the 86 ns period explicitly.

Short-circuit power is simultaneous channel conduction through both devices, not the energy stored in C_L and not the maximum of a power pulse. HSPICE's intrinsic channel-current probe `LX4(MOS)` has positive normal-conduction magnitudes for both the stated nMOS and pMOS orientations. Define


$$I_{sc}(t) = \max\{0, \min[I_{p,\mathrm{ch}}(t), I_{n,\mathrm{ch}}(t)]\}, \quad P_{sc} = \frac{V_{\mathrm{DD}}}{T}\int_{t_0}^{t_0+T} I_{sc}(t)\,dt.$$

When the output falls, the pMOS channel current is the overlap component; when it rises, the nMOS channel current is the overlap component. Taking the smaller channel current removes the additional charging/discharging current supplied by the capacitor. Using intrinsic channel IDS excludes MOS displacement-current spikes. Off-state direct-path leakage remains in this operational integral but is negligible at the displayed precision. The second full period 91–177 ns is integrated after startup. Both edge widths and the full 86 ns cycle are therefore accounted for. The following definitions are executed by HSPICE:

```
.measure tran isc AVG PAR('max(0,min(lx4(mp),lx4(mn)))')
+ from=91n to=177n
.measure tran psc PARAM='1.8*isc'
.measure tran elsc PARAM='psc*86n'
.measure tran ptotal AVG PAR('-1.8*i(vvdd)')
+ from=91n to=177n
```

C_L (pF)	P_{sc} (μW)	E_{sc} (fJ)	P_{load} (μW)	P_{supply} (μW)
0.1	0.786014	67.597	3.767	4.685
0.3	0.442160	38.026	11.302	11.882
0.5	0.313114	26.928	18.837	19.291
0.7	0.243484	20.940	26.372	26.758
1.0	0.183094	15.746	37.674	38.001

$P_{load} = C_L V_{DD}^2/T$ is the explicit load's ideal switching contribution. P_{supply} is independently measured from the supply source; it includes short circuit, explicit-load switching, intrinsic-capacitance switching, and leakage. It is not equal to P_{sc}.



Result and mechanism. Under the stated fixed sizing and 3 ns input slew, P_{sc} decreases monotonically as the load increases. A larger capacitor keeps the output nearer its initial rail during the input overlap interval. For a rising input, the pMOS has a smaller source-drain drop while the output remains high; for a falling input, the nMOS has a smaller drain-source drop while the output remains low. The opposing channel current is reduced in either case. Treating a capacitor as an ordinary resistor and applying a static current divider does not capture this transient feedback. This trend is conditional on input slew, device sizes, supply, and a fully settling period; it is not a universal claim that total dynamic power falls with load. Here the total supply power actually rises because load switching dominates. **Reference correction.** The supplied report averages PMOS current over a 3 ns rising-input window and NMOS current over a 3 ns falling-input window, then averages the two numbers. That produces an edge-window average rather than a full-cycle average. Its period is 66 ns, so edge durations and period must weight the integral. We retain the qualitative decreasing-load trend and replace the measurement with the channel-current cycle integral.

Reproduce. Use the command below; optional `-hspice PATH` selects the installed simulator.

```
python reproduce.py --model D:/cic018.l --work PATH
```

`simulate_and.py` and `simulate_power.py` run the questions separately. The `.sp` subcircuit and both testbenches are provided. Measurement CSVs, voltage checks, waveforms, and conditions are in `results/and_gate/` and `results/power/`. Raw simulator listings stay in the selected work directory. The local process file is never redistributed.