EE3032 Introduction to VLSI Design—Homework 4

1. Draw the layout of the 4-bit serial-parallel multiplexer-based adder designed by you in Homework 3. Extract the netlist of the layout and measure the worst-case propagation delay and the average power consumption of the adder by applying the same testbench given in Homework 3. Compare the measured delay and power (post-layout simulation results) with those shown in Homework 3 (pre-layout simulation results). Metrics of grade: area and energy) (20 points)