2024 Final: independently checked solutions

EE3032 Introduction to VLSI Design, NCU

The two original photographed exam pages and both supplied student answer sets were read. The original text, complement bars, circuit contacts and capacitance definitions govern this report; marks of 89 or 92 are only source provenance. Correct portions are retained after independent derivation. Incorrect charge-sharing cases, incomplete physical layout extraction and misread XOR equations are repaired. At the user's explicit choice, Q4 and Q6 present both the literal model and the classroom convention, with their incompatibilities visible. No process measurement is invented.

1. Brief answers (45 points)

(a) **Dynamic-logic power components.** Switching power from charging/discharging dynamic and output capacitances; clock-distribution/device-gate switching power; and short-circuit/keeper-contention power in evaluating/restoring gates. One useful accounting is $P_{dyn} = P_{data,sw} + P_{clock,sw} + P_{sc}$, with $P_{sw} = \alpha C V_{DD}^2 f$. The clock usually switches every cycle even if data stays constant. Avoid double-counting clock capacitance in the first term. Leakage is static power and is not one of these requested dynamic components. The partial student set omits the short-circuit term.

(b) **Improve IR-drop integrity.** Use wider and/or multiple parallel power metals with enough vias, lowering $R = \rho L/A$; and use more well-placed supply/ground pads or bumps with a denser grid, shortening current paths and spreading load. Both reduce IR loss. Distributed decoupling additionally helps transient droop; it does not by itself remove steady DC resistive drop. Merely increasing an arbitrary logic delay is not a general power-grid fix.

(c) **Latchup.** Parasitic pnp and npn bipolar devices in bulk CMOS form a positive-feedback PNPN/SCR path between VDD and VSS. Injected carriers or a transient can forward-bias a junction and trigger regeneration, creating a persistent low-impedance high-current path until current falls below its holding level. Guard rings with dense body/well ties collect injected carriers and reduce substrate/well resistance, lowering trigger susceptibility. A device "being saturated" is not the latchup mechanism. See the TI primary reference.

(d) **NBTI.** A pMOS under negative gate-to-source bias, especially at elevated temperature, accumulates oxide/interface defects and trapped charge. Its threshold magnitude typically increases and drive degrades, increasing delay. Interface bond breaking/defect generation and charge trapping are the physical mechanisms; part of the degradation can recover when stress is removed. This is gradual bias/temperature-dependent aging, rather than instantaneous normal switching or a freely reversible threshold change.

(e) **Two hold fixes.** Insert data-path delay buffers in an overly fast shift-register connection, increasing minimum data arrival time; or use a correctly phased lockup latch between skewed clock domains/segments, preventing the next data from racing through during the receiver's hold interval. The required inequality is $t_{launch} + t_{ccq} + t_{cd} \geq t_{capture} + t_{hold}$. Clock-skew balancing is another useful approach, but added delay must be placed with this inequality, not by guessing a buffer location.

(f) **Two standard-cell layout requirements.** A common row height (or permitted integer-height family), and consistently aligned VDD/VSS rail positions so legal neighboring cells abut correctly. Widths normally follow the placement/site grid and all devices meet process rules. The student's height and fixed-rail ideas are retained.

(g) **Reduce IO bounce.** Reduce package/supply-return inductance using additional short power/ground connections; and limit output-current slew, increasing appropriate rise/fall times to reduce $|L\,di/dt|$. Local decoupling may further help supply transients. A rise/fall-time reduction would generally increase bounce, not improve it.


(h) **Reduce glitch power.** Balance reconvergent path delays by suitable buffering/sizing, reducing arrival mismatch; and use a functionally equivalent hazard-resistant logic cover/factoring (for example appropriate consensus terms for a static hazard). Simply declaring "all gates serial" does not guarantee the same function or eliminate glitches. Multi-input simultaneous transitions require their own hazard analysis.

1(i). Differential pass-transistor implementation

The original full-expression bar gives $f = \overline{x_1x_2 + x_3}$, not $x_1x_2 + x_3$. Use stable true/complement input rails and paired nMOS pass-selection networks:

$$u_f = \bar{x}_2\bar{x}_3 + x_2\,0, \qquad u_g = \bar{x}_2x_3 + x_2\,1, \qquad f = \bar{x}_1\bar{x}_3 + x_1u_f, \qquad g = \bar{x}_1x_3 + x_1u_g = \bar{f}.$$

Both rails are restored by cross-coupled pMOS pull-ups. Each selected nMOS path passes a strong zero; the other pMOS, controlled by that zero rail, restores the selected weak high to VDD. The drawing assumes stable complementary input rails; if they are unavailable, three ordinary static CMOS input inverters add six MOS devices to this ten-device core. The two pass networks must be complementary for all eight data words; an uncomplemented f label would produce the wrong requested polarity.




Q1(i),10MOS differential pass-transistor core. $f = \overline{x_1x_2 + x_3}$. The complementary inputs are provided; three static input inverters add six devices if required. The cross-coupled pMOS devices restore the high rail and must be suitably weak. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

The executable checks all eight assignments and both rail networks. This is an ideal-switch functional check; fin/voltage/process sizing is not supplied by the exam.

2. Shared multioutput domino carry generation (5 points)

$$c_1 = g_0 + p_0 c_0, \quad c_2 = g_1 + p_1 c_1, \quad c_3 = g_2 + p_2 c_2.$$

Each dynamic node d_i is precharged high and drives an output inverter $c_i = \bar{d}_i$. Its evaluation network has a generate branch g_{i-1} in parallel with the series propagate/carry branch p_{i-1}, c_{i-1}. The three branches share one clocked evaluation footer; each dynamic node has its own precharge device and weak keeper. This is an explicit shared multioutput cell, with 22 core MOSFETs including output inverters/keepers. Stable input p/g/c0 values are established before evaluation; c1/c2 start at zero and can only rise, making same-clock cascading monotonic.



Q2,22MOS shared-footer carry generator. One clocked nMOS footer is shared by all three carry stages. The three positive inverter outputs drive later transistor gates, not later dynamic-node channels. c_0, p_i, g_i remain stable through evaluation. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

The student's three separately footed domino stages implement the recurrence, but a shared footer makes the requested multioutput structure explicit. Do not connect raw dynamic drain nodes by bidirectional propagate pass devices without additional constraints: independent p/g words can back-discharge a previously false carry. All 128 independent p/g/c0 combinations are checked; no unprinted p/g exclusivity constraint is used.

3. Dynamic gates, sharing and retention (15 points)

(a) Preserve the source's output polarity


The left n-type dynamic gate has pull-down function

$$F = AB + C(A + B), \qquad Z = \bar{F} \text{ during evaluation.}$$

Both the middle clocked inverter and the right p-type dynamic branch nominally produce $Y = X = \bar{Z} = F$. The right branch correctly accepts a falling 1-to-0 dynamic input; its clock is $\bar{\phi}$, while the middle footer is ϕ.

The middle stage can glitch across repeated cycles. If the previous evaluated F=1 left Y high, the next precharge makes Z high but switches off the middle pMOS and footer, leaving Y floating. At the next evaluation, initially high Z enables its pull-down before Z may fall, so Y can fall and then rise again. "Dynamic gates can never cascade" is too broad; the polarity and precharge state decide this failure.

A simple polarity-preserving repair is to remove the middle footer (or tie it permanently on), making an ordinary static inverter driven by Z. It actively resets Y low whenever Z is precharged high and produces a monotonic rise if F becomes true. Keep the right p-type dynamic branch driven by raw Z.



The student instead adds an input inverter and changes the middle pMOS into clocked precharge. That produces a valid n-type domino topology, but changes its output to $\bar{F}$ unless another inverter restores polarity. Its first schematic correction must therefore be checked against the intended original outputs, not accepted solely because it looks like domino.

(b) Enumerate sharing-only states before adding capacitances

Z connects three drain capacitances (precharge pMOS and top A/C nMOS) and three driven gate capacitances (the static middle inverter's two gates and right input pMOS gate):

$$C_Z = 3C_d + 3C_g = 3.3\,\text{fF}.$$


Treat the supplied internal-node parasitic capacitances as total nodal values. In an F=0 state, Z can share with x only at ABC=100, or with y only at ABC=001. It cannot reach both x and y without also opening a complete ground-discharge path (F=1).

ABC	Connected floating node	Worst discharged-node share	Result
100	x, 1.3 fF	$V_Z = 3.3/(3.3 + 1.3)V_{DD} = 0.71739V_{DD}$	above $V_{DD}/2$
001	y, 1.1 fF	$V_Z = 3.3/(3.3 + 1.1)V_{DD} = 0.75V_{DD}$	above $V_{DD}/2$

Thus the stated half-supply switching criterion is not crossed by these sharing-only events. The student's ABC=101 case is a real C–A pull-down path; its F=1 voltage must discharge, so a combined $C_x + C_y$ charge-sharing ratio is not a valid argument for that word. If the source's nodal values were instead additional wire capacitances, adding the corresponding diffusion terms still leaves both sharing-only ratios above one half; the saved alternative is labeled, not silently substituted.

(c) Longer clock intervals require retention

With precharge/evaluation clock held for a long time, a floating dynamic rail can leak across a logic threshold; purely capacitive storage does not provide indefinite retention. Add a weak pMOS feedback keeper from VDD to Z, controlled by static Y= Z. Add a weak nMOS keeper from X to VSS, controlled by a static inverter's $\bar{X}$. These hold the otherwise floating high Z and low X states respectively. The evaluating network must overcome its weak keeper until the feedback disables it; arbitrary device strengths cannot be inferred from the prompt.



This addresses ideal retention and practical leakage over a designed interval. Actual unlimited stopping time and noise margins require device/leakage/keeper sizing not supplied by the exam. The complementary X-control inverter is shown explicitly; adding only a left-rail keeper would omit the right p-type storage rail.

4. Schmitt trigger: convention and literal load (11 points)

(a) Thresholds and classroom sizing

The waveform requires rising-input threshold $V_T^+ = 1.0$ V and falling-input threshold $V_T^- = 0.5$ V. In the supplied resistance approximation, the internal n-stack node before switching is $u_n = V_T^+ - V_{tn} = 0.8$ V and the p-stack node is $u_p = V_T^- + |V_{tp}| = 0.7$ V. Hence

$$\frac{R_{N1}}{R_{N1}+R_{N3}} = \frac{0.8}{1.5} = \frac{8}{15}, \quad \frac{R_{P3}}{R_{P1}+R_{P3}} = \frac{0.7}{1.5} = \frac{7}{15}.$$

The width ratios are $W_{N3}/W_{N1} = 8/7$ and $W_{P3}/W_{P1} = 8/7$. With all lengths 40 nm, one classroom fixed-output-load-C convention yields:

Device	Width (nm)	ON resistance relative R
N1	160	1
N2	80	2
N3	$1280/7 \simeq 182.857$	7/8
P1	320	1
P2	160	2
P3	$2560/7 \simeq 365.714$	7/8

Each main pull-up/down path has resistance 3R, so if the output load is *assumed independently equal to C*, $t_r = t_f = 3RC$. This is the marked student's resistance-only convention, not a consequence of the literal capacitance definition.

Literal output gate capacitance: target is infeasible

The exam defines C as *N1's gate capacitance* and only discards drain capacitance. Output drives N3 and P3 gates, so the above widths give

$$C_{out} = \frac{W_{N3}+W_{P3}}{160}C = \frac{24}{7}C, \qquad t_r = t_f = \frac{72}{7}RC \simeq 10.286RC.$$

More generally, write $W_{P1} = 160a$, $W_{N2} = 160b$, $W_{P2} = 160c$ nm. The threshold ratios enforce $W_{N3} = 160(8/7)$ and $W_{P3} = 160(8a/7)$. Then

$$\frac{t_f}{RC} = \frac{8}{7}(1+a)(1+1/b), \qquad \frac{t_r}{RC} = \frac{16}{7}(1+a)(1/a+1/c).$$

Even letting b and c approach infinity cannot make the jointly optimized maximum smaller than $24/7\,RC \simeq 3.429RC$, attained as an infimum at a=2. Therefore the literal gate-capacitance model has **no sizing satisfying both 3RC targets**. The fixed-C convention and the literal result are shown separately at the user's request. The RC prefactor convention is stated; no unsupported physical rise/fall measurement is reported.

(b) Switches increase feedback

Turning on the switches connects P4/N4 to the output-controlled feedback devices in parallel, strengthening both feedback paths. Under the intended disabled-extra-device OFF baseline, V_T^+ rises and V_T^- falls, increasing hysteresis and noise tolerance. Assuming the extra feedback devices match P3/N3 in width gives an illustrative ON case:

$$V_T^+ = 143/115 \simeq 1.24348\,\text{V}, \quad V_T^- = 59/230 \simeq 0.25652\,\text{V}, \quad V_H = 227/230 \simeq 0.98696\,\text{V} > 0.5\,\text{V}.$$

Stronger feedback increases the auxiliary conduction current for the same input/output bias; its simple resistance estimate changes from $V_{DD}/(R_1+R_3)$ to $V_{DD}/(R_1+R_3/2)$, an increase by factor 30/23. The student's minus sign in a series-resistance denominator is incorrect. Cycle-averaged short-circuit power also depends on input slew, operating waveform and sizing; without these, the increased-current classroom expectation is not an unconditional numerical power claim.


The original open switches leave P4/N4 gates floating, without drawn OFF clamps. A practical controllable design must clamp P4's gate high and N4's gate low while disabled (or specify stored gate charge). The source symbol alone cannot guarantee that opening a switch makes those devices off.

5. Extract every physical transistor (10 points)

The seven poly crossings of each active strip create **14 physical MOSFETs**. Four are intentionally off isolation devices: two pMOS gates tied VDD and two nMOS gates tied VSS. They cannot be omitted when drawing the literal layout's complete transistor schematic.

Strip	Diffusion-node sequence left to right
pMOS	VDD, x, VDD, p1, p2, w, VDD, z
nMOS	VSS, x, VSS, w, VSS, w, VSS, z
Strip	**Gate sequence left to right**
pMOS	a, VDD, x, b, c, VDD, w
nMOS	a, VSS, x, b, c, VSS, w

Only black contact markers join metal to poly/diffusion. Uncontacted layer crossings stay insulated. The internal p1/p2 source/drain contacts do not connect to the VDD rail; treating those as power contacts would destroy the series pull-up.



Q5,all14physical MOS crossings. Four rail-tied isolation devices are always off. The functional10-device circuit is $x = \bar{a}$, $w = \overline{x + b + c}$, $z = \bar{w} = \bar{a} + b + c$. Use the lowercase layout input labels a,b,c in the accompanying diagram. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

The ten functional devices reduce to INV(a), NOR(x,b,c), and INV(w), with $x = \bar{a}$, $w = \overline{x + b + c}$ and $z = x + b + c = \bar{a} + b + c$. The student's functional NOR sketch is valid after excluding the off isolation devices, but its 10-device picture is not the full 14-crossing extraction requested. All eight a/b/c words and rail-exclusivity states are checked against the full physical graph.

6. Sequential circuit: preserve the NOR (24 points)

Let A, B, C be the outputs of R1, R2, R3, and define $u = A \oplus B$. The original middle gates are NAND(A,B) and NAND(u,C), followed by a *NOR*, while the R5 path has a second XOR:

$$Y_1 = \overline{\overline{AB} + \overline{uC}} = AB\,uC = 0, \qquad Y_2 = u \oplus C = A \oplus B \oplus C.$$

The source is not the conventional carry adder with a final NAND; substituting that NAND changes its function. The student adds an extra u in the parity expression and incorrectly reduces Y2 to C. Although Y1 is steady zero, reconvergent unequal delays can create a pulse; structural timing analysis of the original gates still bounds settling before capture.

(a) Setup inequality and two approved skew readings

For clock arrivals L at launch and K at capture,

$$T \geq L + t_{pcq} + t_{pd} + t_{setup} - K.$$


The longest physical combinational path to each output is 2 ns. With $t_{pcq} = t_{setup} = 0.2$ ns, zero-skew setup time is 2.4 ns.

Reading	R4 bound(ns)	R5 bound(ns)	Setup maximum frequency
Literal positive R4-capture delay +0.6	1.8	2.4	416.667 MHz
Adverse R4 skew -0.6 classroom convention	3.0	2.4	333.333 MHz


The literal reading already permits 400 MHz, so the source's wording "boosted to 400MHz" is inconsistent with that reading. The student's 333.333MHz uses adverse skew instead of the positive capture delay pictured. Both are presented as explicitly distinct interpretations; no hidden sign reversal repairs the original figure.

(b) Clock buffering at the 400MHz target

Two 0.3ns inverters form a 0.6ns noninverting buffer. **Literal figure:** leave R4's existing 0.6ns branch and add a two-inverter pair to every R1/R2/R3 and R5 branch, making all arrivals0.6ns. **Adverse interpretation:** choose physical arrivals $(R1, R2, R3, R4, R5) = (0.6, 0.6, 0.6, 0, 0.6)$ns, then add the pair only on R4's shorter branch. Both balanced trees have setup bound2.4ns, safely within the requested2.5ns period. They permit416.667MHz under the same ideal setup model;400MHz is an achieved target, not the new exact maximum.



Literal source: buffer R1, R2, R3 and R5.



Adverse-skew interpretation: buffer R4 only.

The student's launch-only buffering is not a valid repair of the literal original: it makes the unbuffered R5 capture early by0.6ns and increases its setup bound to3ns. Buffer placement follows clock arrival differences, not the grade.


Hold requires $L + t_{ccq} + t_{cd} \geq K + t_{hold}$. In the balanced trees this is $t_{cd} \geq 0.1$ns. The prompt gives gate propagation delays, not their contamination delays, so a physical hold guarantee cannot be deduced. Under an explicitly ideal fixed gate-delay assumption, the shortest combinational path is1ns, giving hold slack0.9ns; these conditional checks are saved separately.

(c) Functionally optimized NP-domino implementation

Use Y1=VSS for its exact steady-state constant function. Generate raw dual-rail n-type dynamic nodes $d_u = \bar{u}$ and $d_{\bar{u}} = u$ with complementary XOR/XNOR pull-down minterms. Both precharge high and can only fall during evaluation. A following p-type dynamic parity stage precharges Y2 low and evaluates through either series pMOS pair (d_u, C) or $(d_{\bar{u}}, \bar{C})$:

$$Y_2 = \bar{d_u}\,\bar{C} + \bar{d_{\bar{u}}}\,C = u\bar{C} + \bar{u}C.$$

In the schematic, d_u = raw_xb and $d_{\bar{u}}$ = raw_x. The falling raw n-type rails monotonically enable the p-type network. True/complement A/B/C inputs must settle before evaluation; three input-complement inverters are included. Complementary clocks $\phi, \bar{\phi}$ are supplied externally. Weak complementary keepers retain floating states. This changes the original physical structure while preserving its Boolean outputs; the earlier timing numbers describe the original schematic, not this unsized replacement.



Q6(c),32MOS NP parity implementation. Y_1 is tied to V_{SS}. The two N-type raw rails begin high and only fall; the P-type output begins low and only rises. $Y_2 = A \oplus B \oplus C$. Three input inverters and weak feedback keepers are included. The N-stage raw rails connect directly to the P-stage gates; the side inverters only control keepers. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

All eight words are checked under precharge/evaluate conditions. It is an ideal functional NP-domino design without unprovided physical delay or power claims.

(d) Logic masking and soft errors

The classroom comparison favors R5 as more vulnerable to combinational logic faults: its parity path propagates every single input-bit error, while the R4 path masks many disturbances. For example, flipping internal u flips Y2 for all8 input words, but changes Y1 only for ABC=111 (1of8). This is a specific functional masking argument, not a rule that counting more gates always reduces errors.

Assuming equal register cells/exposure and comparable electrical/timing masking, that supports a higher combinational-error contribution at R5. The actual total soft-error rate also includes direct register strikes, pulse attenuation/capture windows, capacitance, layout and radiation conditions; none are specified, so an unconditional numerical SER ranking is not determined.

Source comparison, checks and reproduction

Q1's useful mechanisms are retained with corrected physical explanations. Q2's recurrence is independently implemented with explicit shared multioutput structure. Q3 repairs the exact middle-stage precharge/polarity issue and enumerates valid sharing-only states. Q4 separates fixed-C grading convention from the literal capacitive-

load inconsistency. Q5 includes all14 layout crossings. Q6 preserves the original NOR/XOR gates and both approved skew readings, corrects buffer placement, and gives a functional NP implementation.

Run `python verify_dynamic_schmitt.py` and `python verify_logic_timing.py`. Saved CSV/JSON files give ideal-graph, capacitance and timing evidence. No process model is needed. Both reports are standalone pdfLaTeX sources; every figure uses editable TikZ and no scan images. The retained question allocations sum to110points, as printed.

Primary technical references

1. Texas Instruments, Latch-Up, ESD, and Other Phenomena: parasitic PNPN action and guard-ring/body-contact mitigation.
2. Synopsys, FinFET Design Insights and Reliability, aging section: NBTI threshold degradation under voltage, temperature and duration stress; historical roadmap predictions are not used.
3. MIT6.374, Problem Set3: dynamic-logic charge-sharing and clock-cycle analysis. Circuit derivations here follow this paper's actual supplied topology.