2021 HW4


Two-input CMOS AND: Verified Pre-layout SPICE

EE3032 / Introduction to VLSI Design / Jin-Fu Li

Provenance. The original assignment and the supplied answers by Lin Yan-Yu were read first. The results below were independently derived, with the useful reference choices retained and improvements identified. Source details and hashes are in the year-level `SOURCES.md`. **Requested HW4 scope.** This report completes part (a) and provides the pre-layout `.sp` circuit and testbench. Part (b)'s layout, extraction, DRC/LVS, and post-layout measurements are excluded as requested. No post-layout result is represented as a pre-layout measurement.

1. Circuit, sizes, and electrical conditions

The assignment's labels are $F = \overline{AB}$ (the internal NAND output) and $Z = AB$ (the final AND output). The labeled F gate terminals of MP5/MN6 connect to the NAND output. PMOS bulks are VDD and NMOS bulks are VSS.



Devices	W (μm)	L (μm)	Role
MP1, MP2	3.00	0.18	Parallel NAND pull-up
MN3, MN4	2.00	0.18	Series NAND pull-down
MP5	3.00	0.18	Inverter pull-up
MN6	1.00	0.18	Inverter pull-down

A	B	F	Z
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

The NAND nMOS widths are doubled relative to MN6 to compensate approximately for its two-device stack. The pMOS width is three times MN6 to offset lower hole mobility. The prompt permits arbitrary sizes; this choice also enables a direct comparison with the supplied HW3 answer. **Simulation conditions.** Actual PrimeSim HSPICE S-2021.09 win64, local CIC018 TT BSIM3 models, $V_{DD} = 1.8$ V, $V_{SS} = 0$, 25°C, and exactly 1 fF from Z to ground. The input rise/fall time is 1 ns (0–100%), the pulse width is 4 ns, and the period is 10 ns. The transient stop time is 32 ns and the requested output timestep is 2 ps.

Voltage verification. Sampling each initial state at 4 ns and the 11 state at 9 ns gives all four truth-table rows. All six samples pass with low ≤ 0.2 V and high ≥ 1.6 V. The highest measured low value is below 12 μV; the lowest high value exceeds 1.79999 V.

2. Propagation-delay measurements

All delays are from the changing *primary input* to the named output, at 50% of VDD (0.9 V). For simultaneous changes in 00↔11, A and B have identical waveforms and either input gives the same trigger. For 01↔11, A changes; for 10↔11, B changes. These three bidirectional cases enumerate every primary-input transition that changes F or Z. The non-11-to-non-11 transitions do not create an intended output edge, so a propagation delay is not defined for them.

Case, first cycle	F: H–L ps	F: L–H ps	Z: H–L ps	Z: L–H ps
00→11→00	132.577	41.723	71.163	161.193
01→11→01	55.385	133.104	164.004	85.929
10→11→10	47.248	162.474	193.646	77.026

We also measure every edge in three consecutive cycles (36 measurements total). Taking the maximum separately for each output and direction gives:

Node	Direction	Worst delay (ps)	Initial AB	Cycle
F	HL	132.577	00	1
F	LH	162.579	10	2
Z	HL	193.782	10	2
Z	LH	161.193	00	1

Physical interpretation. Both inputs rising together in the 00 case weakens the NAND discharge during the slow ramp, producing the largest F falling delay. In the 10 case, B falls while A remains high: the internal stack node charges with F through the conducting upper device, increasing the effective capacitance. This gives the largest F rising delay and, after the inverter, the largest Z falling delay. The inverter adds delay, so Z delays are input-to-Z values and are not just inverter-only delays.

Reference comparison. The supplied HW4 changes all six devices to $W/L = 2/1\,\mu$m and includes a layout, so its pre-layout delays are larger (453/1050 ps at F and 1030/731 ps at Z). The prompt allows arbitrary sizes. We retain the faster verified HW3 sizing and the shared pre-layout circuit for this requested scope. The supplied layout and post-layout numbers are not part of this solution.

3. Deliverable pre-layout netlist and testbench

```
* 2021 CMOS AND gate; terminals A B F Z VDD VSS.
* F is the internal NAND output; Z is the final AND output.
* W/L in micrometres. PMOS bulk=VDD; NMOS bulk=VSS.
.subckt and2 a b f z vdd vss
mp1 f a vdd vdd p_18 w=3u l=.18u
mp2 f b vdd vdd p_18 w=3u l=.18u
mn3 f a x vss n_18 w=2u l=.18u
mn4 x b vss vss n_18 w=2u l=.18u
mp5 z f vdd vdd p_18 w=3u l=.18u
mn6 z f vss vss n_18 w=1u l=.18u
.ends and2
```

The standalone `testbench.sp` runs the simultaneous 00 case and directly includes `and2.sp`. The Python driver creates independent 00, 01, and 10 runs, preserving raw logs in the selected work directory. Each run measures all three cycles and validates the rail levels. The representative measurement definitions are:

```
.measure tran f_hl1 trig v(a) val=.9 rise=1
+ targ v(f) val=.9 fall=1
.measure tran f_lh1 trig v(a) val=.9 fall=1
+ targ v(f) val=.9 rise=1
.measure tran z_lh1 trig v(a) val=.9 rise=1
+ targ v(z) val=.9 rise=1
.measure tran z_hl1 trig v(a) val=.9 fall=1
+ targ v(z) val=.9 fall=1
```

The circuit uses node 0 as the reference ground. Every supply terminal, bulk terminal, and the required output capacitance are explicit. **Run command:**

```
python reproduce.py --model D:/cic018.l --work PATH
# Optional: --hspice C:/synopsys/Hspice_S-2021.09/WIN64/hspice.com
```

Python uses only its standard library. Set `CIC018_MODEL` and `HSPICE`, or use the command flags. The local process file is required and is not redistributed. A license failure stops the program; it cannot be mistaken for a successful simulation. **Evidence files.** `results/delays.csv` contains all 36 actual delays; `logic_levels.csv` contains six measured logic checks; `waveforms.csv` contains actual transient samples; `summary.json` records the conditions and maxima. The numerical tables above are generated from these data. Repeated-cycle variation is sub-picosecond and does not change the worst-case transition family.