Fall 2023 Final: Independently Derived Solutions

The original contains seven questions totaling 115 points. Source bars, clocks, contacts and physical timing paths are retained. The supplied *study compilation* is a mixed-year reference, not a matched graded answer booklet. Numerical conclusions below state their timing and capacitance models.

Q1. Short answers (30 points)

(a) **Dynamic power:** signal/load and internal-node charging/discharging, clock-driven switching (clock devices and repeated precharge), and conditional short-circuit overlap current from output inverters, keepers or non-ideal clock overlap. An ideal isolated precharge/evaluate core has no unavoidable direct-path overlap. A useful accounting is

$$P_{dyn} = P_{signal} + P_{clock/precharge} + P_{sc}.$$

Use disjoint switched-capacitance sets to avoid counting clock or precharge nodes twice. For each set, $P = \alpha C V_{DD}^2 f$; α counts charging events per cycle. Leakage is static power, rather than a fourth dynamic component.

(b) **Physical design:** turn a circuit/netlist into manufacturable geometry: floorplan, place cells, synthesize the clock distribution, route signal/power nets, and verify the resulting layout.

(c) **Two standard-cell requirements:** compatible cell heights and aligned V_{DD}/V_{SS} rails for row abutment; compliance with the process design rules, including compatible well/implant boundaries and accessible pins. Width may be an integer number of placement sites, rather than equal for every cell.

(d) **Avoid glitches:** balance the arrival times of reconvergent signals, for example by buffering a fast path; restructure or balance logic depth to reduce unequal reconvergent paths. Glitches occur when different path delays temporarily present an unintended input combination. These approaches reduce such events; they do not guarantee zero hazards for arbitrary input changes.

(e) **Two dynamic-logic limitations:** stored-charge nodes can lose noise margin through leakage/charge sharing; directly cascading ordinary same-phase n-type dynamic gates is unsafe because a falling upstream raw output can prematurely discharge the next stage. Domino inserts a static inverter to enforce rising downstream evaluation inputs. Dynamic nodes also require a clock/input protocol.

(f) **Design-rule goal:** impose geometric process constraints so structures can be fabricated with acceptable yield and reliability; for example, minimum widths/spacings and contact enclosure. Rules do not by themselves prove circuit functionality.

(g) **Physical-only cells:** filler cells fill row gaps and preserve well/implant and power-rail continuity; tap cells connect wells/substrates to their bias rails and suppress parasitic latchup; decap cells supply local transient charge and reduce supply noise; endcaps terminate cell-row boundaries with safe well/implant geometry. Cell details depend on the library.

(h) **Two technologies:** a metal-programmable gate array uses prefabricated transistor/base wafers and fewer custom interconnect masks/steps; an FPGA is an already fabricated programmable device, so a new product can avoid a new custom wafer/mask fabrication cycle. The FPGA option shortens product manufacturing lead time by using stocked devices; it does not accelerate the underlying transistor fabrication process. The lecturer also illustrates sea-of-gates, a prefabricated-array variant with custom interconnect. This distinguishes manufacturing lead time from RTL-to-layout design time.

Primary course references: Jin-Fu Li, Chapters 4 and 6; NCU Digital System Design introduction (gate arrays). Exact URLs and consulted reference-page limitations are recorded in `sources.json`.

Q2(a). Evaluation and precharge budgets (5 points)

Let $u = ABC$ and $Y = uD$. Both domino stages receive the *same* clock. Evaluation must allow a three-input output rise followed by a two-input output rise:

$$t_{eval} \geq 3 + 2 = 5 \text{ ns}.$$

Their outputs reset simultaneously during precharge, so

$$t_{pre} \geq \max(1, 1) = 1 \text{ ns},$$


not two serial fall times. Treat the supplied output rise/fall times as the classroom phase budgets. The printed waveform gives no numerical duty cycle.

Clock condition	Minimum period	Maximum frequency
Duty adjustable	$5 + 1 = 6$ ns	166.667 MHz
50% duty	$2\max(5, 1) = 10$ ns	100 MHz

The 6 ns limit uses five-sixths of the cycle for evaluation. The supplied review page 12 explicitly states 50% duty for a *different* AND–OR exam (3/2 ns and 2.5/2 ns edges). Those premises do not match this AND–AND question (3/1 ns and 2/1 ns); its handwritten annotations have no identifiable grading provenance. Thus no matching graded duty assumption can be inferred, and both conditional results are retained. If these numbers were literal 10–90% edge times instead of phase-settling budgets, propagation/clock-device timing would need further specification.

Q2(b). Retention repair (5 points)

An unrefreshed dynamic high node can discharge through leakage, so a sufficiently long evaluation interval loses its noise margin. Put a weak pMOS keeper from V_{DD} to each raw n-type dynamic node, with its gate driven by that stage's positive inverter output. The keeper is on for a stored high and turns off after legitimate evaluation discharge. The two-stage implementation below has 15 MOS including two keepers.




Keeper-equipped AND3 followed by AND2; u feeds the second functional nMOS gate. An asterisk marks a weak device. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

Precharge has $\phi = 0$: raw nodes d_1, d_2 are high and u, Y are low. Evaluation has $\phi = 1$: input conditions may discharge a raw node; positive outputs only rise. Keepers must be weak enough to permit discharge and strong enough to overcome leakage. This repair relaxes charge-retention limits while preserving a valid stable/monotone input protocol; it does not justify arbitrary mid-evaluation input changes or an unbounded analog hold time under all conditions.

Q2(c). Exact input sequence (5 points)

The original says $(ABCD) = (0000, 1110)$, so $D = 0$ for *both* patterns. Therefore $Y = uD$ remains 0. For the second evaluation, u rises one delay unit after the clock starts evaluation; precharge makes u fall one unit after the clock falls. One possible phase-aligned waveform is:




The input change at unit 6 is during precharge. The phase widths here merely provide slack; they do not assume the Q2(a) nanosecond duty result. The saved waveform CSV lists exact transitions used in this drawing.

Q3(a). Read the original clock bars before repairing (5 points)

Name the unlabeled first raw output d, leaving the original internal nodes x and y unchanged. Its pull-down condition is

$$M = AB + C(A + B), \qquad d = \overline{M}.$$

The middle clock is read as $\bar{\phi}$ in the reconstruction, while the first stage uses ϕ. Its horizontal stroke touches the footer gate wire in the scan, so this transcription is not claimed to be pixel-unambiguous. Under the opposite-phase reading, when $\phi = 0$, d is precharged to 1 and the middle stage evaluates to $\overline{Y} = 0$. When $\phi = 1$, the middle stage is forcibly precharged to $\overline{Y} = 1$, independently of M: it cycles with the clock rather than providing a usable evaluation-phase function. If that touching stroke is instead only a wire and the middle clock is ϕ, direct raw n-dynamic cascading is still unsafe. For example, with $A = B = 1, C = 0$, the middle can discharge while d is still its precharged 1; when d later falls, the middle cannot recharge during evaluation. This is a valid relative-delay counterexample, rather than a claim that every analog delay ordering gives the same failure. The right p-type stage is compatible with a raw input falling from 1: it starts at $X = 0$ and charges to $X = M$ during $\phi = 1$. **Primary repair:** make the middle stage a static inverter. Connect its pMOS gate to d and remove its clocked footer, reconnecting the functional nMOS source to V_{SS}. This gives $X = M$ and the output *labeled* $\overline{Y} = M$. The bar is preserved as an output label, rather than used to invent a specified target function.



Q3 primary repair: 12 MOS. The middle pair YMIDP/YMIDN is a static inverter; the first and right stages retain their printed clock phases. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

An alternative valid dynamic repair changes *both* middle clocks to ϕ and inserts a static inverter before its functional nMOS. Its positive rising control is $q = \bar{d} = M$, giving $X = M$ and $\overline{Y} = \bar{M}$. This has 15 MOS. The prompt does not specify required output polarities, so both repairs are explicitly identified; they are not presented as the same circuit.

Q3(b). Charge sharing with the correctly identified nodes (5 points)

The supplied node capacitances belong to x (between the series A, B devices) and y (below C). They are not a capacitance on d. After the primary repair, d sees three diffusion drains (precharge pMOS, top A, top C), the two middle inverter gates, and one right functional pMOS gate:

$$C_d^{out} = 3C_d + 3C_g = 0.3 + 3 = 3.3 \text{ fF}.$$

Use the literal supplied *total node parasitic* values $C_x = 1.3$ fF and $C_y = 1.1$ fF first. If d starts at V_{DD} and a connected internal node starts at 0, charge conservation gives

$$V_d' = \frac{3.3}{3.3 + C_i} V_{DD}.$$


Non-discharging pattern 100 connects d to x, giving $33/46 = 0.717391$ of V_{DD}. Pattern 001 connects it to y, giving $3/4 = 0.75$. Patterns causing $M = 1$ intentionally discharge d and are not retention cases. The worst retained voltage exceeds $V_{DD}/2$, so charge sharing alone does not cross the stated switching threshold.

Interpretation	C_x fF	C_y fF	Worst V_d'/V_{DD}
Supplied node values are totals (primary)	1.3	1.1	0.717391
Values are wire-only; count every junction	1.5	1.4	0.687500
Values are wire-only; count drain terminals only	1.4	1.3	0.702128

The phrase "parasitic capacitance of the node" does not explicitly say wire-only. The alternatives show the conclusion is robust without silently double-counting diffusion. Partial precharging of an internal node reduces the drop. This is an ideal charge-conservation/no-leakage check, not an unconditional PVT or long-period correctness claim.

Q4(1). Dynamic complex gate (15 points shared across three designs)

To produce the *raw* output $f = \overline{x_1 x_2 + x_3}$, use an n-type dynamic pull-down network with the x_1, x_2 series branch in parallel with x_3; add a precharge pMOS and an evaluation footer. Precharge sets $f = 1$; evaluation discharges it exactly when $x_1 x_2 + x_3 = 1$. Do not add an output inverter and still call its output f.




Five-MOS dynamic core. A keeper plus feedback inverter, if required for retention, adds three devices. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

Q4(2). Differential pass-transistor logic

Use Shannon expansion with complementary input rails available:

$$f = x_1?\big(x_2?0 : \bar{x}_3\big) : \bar{x}_3, \qquad g = \bar{f} = x_1?\big(x_2?1 : x_3\big) : x_3.$$

Four nMOS pass devices realize each rail. Two weak cross-coupled pMOS devices restore the high level, because an nMOS-only pass high otherwise loses a threshold. The differential core therefore has 10 MOS; generating $\bar{x}_1, \bar{x}_2, \bar{x}_3$ locally adds three inverters (six MOS).



Ten-MOS DPL core. PFrestore gate g and PGrestore gate f are cross-coupled. An asterisk marks a weak device. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

The verifier derives each pass output by source-to-rail graph search, then checks that its level-restoring pair introduces no final rail contention. Analog restorer/pass sizing is not established by an ideal-switch truth table.

Q4(3). NP-domino XOR


Preserve all overbars in the original:

$$f = x_1 \oplus x_2 = \overline{x_1 x_2 + \overline{x_1 + x_2}}.$$

First form an n-type raw node $n = \overline{x_1 + x_2}$ using two parallel nMOS devices. A p-type second stage has its functional pMOS for n in series with two parallel pMOS devices gated by x_1, x_2. It implements

$$f = \bar{n}(\bar{x}_1 + \bar{x}_2) = (x_1 + x_2)(\bar{x}_1 + \bar{x}_2) = x_1 \oplus x_2.$$

For $\phi = 0$, $n = 1$ and $f = 0$. For $\phi = 1$, n may only fall, enabling the p-stage to rise. The original primary inputs must be stable during evaluation; the stage-to-stage signal has the required polarity. This circuit requires no complemented primary-input rails.



NP XOR: nine clock/logic MOS plus six keeper/feedback MOS. KN and KF are weak; the feedback inverters supply $\bar{n}, \bar{f}$. An asterisk marks a weak device. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

x_1	x_2	Evaluation n	Evaluation f	Precharge n	Precharge f
0	0	1	0	1	0
0	1	0	1	1	0
1	0	0	1	1	0
1	1	0	0	1	0

Keepers maintain undischarged/uncharged nodes; their transient contention must be sized in a device model. Saved phase checks cover all four inputs in both phases, with exclusive final rail paths.

Q5(a). Resistance-only classroom sizing (5 points)

Use the trip points shown by the original waveform: rising-input trip $V_{T+} = 1.0$ V and falling-input trip $V_{T-} = 0.5$ V. All channel lengths are 40 nm. At fixed length, $R_n \propto 1/W_n$ and $R_p \propto 2/W_p$ because $\mu_n = 2\mu_p$. **Fixed external output load C:** the falling edge discharges through N2 and N1. Hence

$$(R_{N1} + R_{N2})C = 3RC \quad \Rightarrow \quad R_{N2} = 2R, \quad W_{N2} = 80 \text{ nm}.$$

Immediately before the rising-input trip, the lower internal node is $1.0 - 0.2 = 0.8$ V. The feedback divider gives

$$0.8 = 1.5\frac{R}{R + R_{N3}} \quad \Rightarrow \quad R_{N3} = \frac{7}{8}R, \quad W_{N3} = \frac{1280}{7} = 182.857 \text{ nm}.$$

For the falling-input trip, the upper internal node is $0.5 + 0.2 = 0.7$ V:

$$0.7 = 1.5\frac{R_{P3}}{R_{P1} + R_{P3}} \quad \Rightarrow \quad R_{P3} = \frac{7}{8}R_{P1}.$$

The rising edge requires $R_{P1} + R_{P2} = 3R$. These equations do not uniquely determine the pMOS pair. With $a = R_{P1}/R$, the family is

$$0 < a < 3, \quad W_{P1} = \frac{320}{a}, \quad W_{P2} = \frac{320}{3 - a}, \quad W_{P3} = \frac{2560}{7a} \quad \text{(nm)}.$$

Choose $a = 1$ (P1 has the resistance of N1) to give one explicit valid classroom design:

Device	Width nm	Length nm
N1 (given)	160	40
N2	80	40
N3	182.857	40
P1	320	40
P2	160	40
P3	365.714	40

The matched-resistance choice is stated as an additional selection, not a hidden condition in the original.

Literal feedback-gate capacitance reading: infeasible

The output physically also drives N3 and P3 gates. If their gate capacitances are included, with $C \propto W$ and the explicit load equal to the N1 gate capacitance,

$$K = \frac{C_{out}}{C} = 1 + \frac{W_{N3} + W_{P3}}{160} = \frac{15}{7} + \frac{16}{7a}.$$

Positive N2 resistance requires $(1 + R_{N2}/R)K = 3$, so $K < 3$, implying $a > 8/3$. Positive P2 resistance requires $(a + R_{P2}/R)K = 3$, so $aK < 3$, implying $a < 1/3$. These conditions contradict each other. Thus no positive finite device widths satisfy the specified 3RC edges under that literal gate-capacitance model, even with drain caps neglected. The geometry table applies to the fixed-C classroom model only.

Q5(b). Turning on the added feedback devices (10 points)

Enabling the switches connects the added N4/P4 gates to the output and puts their channels in parallel with N3/P3. The effective feedback resistances decrease, strengthening positive feedback. The upper trip rises and the lower trip falls; the hysteresis window and tolerance of excursions inside that window increase. For an illustrative explicit case $N4 = N3$ and $P4 = P3$, each feedback resistance halves. For the $a = 1$ sizing above,

$$V_{T+}^{on} = 1.5\frac{R}{R + 7R/16} + 0.2 = 1.243478 \text{ V},$$

$$V_{T-}^{on} = 1.5\frac{7R/16}{R + 7R/16} - 0.2 = 0.256522 \text{ V}.$$

The window increases from $1.0 - 0.5 = 0.5$ V to 0.986957 V. The original does not specify N4/P4 widths, so these new numerical thresholds are an example, not uniquely required values. The resistance-only classroom conclusion for short-circuit power is **increased**: enabling a parallel feedback path lowers the resistance of the feedback supply-to-ground overlap path at a given input bias. A numerical or universally monotone *cycle-average* P_{sc} cannot be obtained from the supplied data alone: hysteresis also changes when the output transitions, and integrated overlap current depends on input slew, period, added sizes and transistor characteristics. No peak or edge-average is mislabeled as a cycle-average result.

Q6. Extract all seven poly crossings per active row (10 points)


Reading contacts rather than judging a low-resolution silhouette gives the following active-segment nets, left to right:

Row	Eight successive active segments	Seven successive poly gates
pMOS	$V_{DD}, x, V_{DD}, p_1, p_2, w, V_{DD}, z$	$a, V_{DD}, x, b, c, V_{DD}, w$
nMOS	$V_{SS}, x, V_{SS}, w, V_{SS}, w, V_{SS}, z$	$a, V_{SS}, x, b, c, V_{SS}, w$

There are **14 physical MOS**. Columns 2 and 6 are split isolation gates tied to V_{DD} in the p-row and V_{SS} in the n-row; all four devices are off. The other ten devices implement

$$x = \bar{a}, \qquad w = \overline{x + b + c}, \qquad z = \bar{w} = \bar{a} + b + c.$$

The top p_1, p_2 local contact/metal patches are series-node islands, not power contacts. A metal crossing over poly without a black contact square is insulated. The middle w metal strap joins the relevant n-active segments and drives the final inverter gate; it crosses the b, c polys without shorting their gates. The physical transistor schematic on the next page preserves the four isolation devices rather than deleting them from the source extraction.



Q6 full physical schematic: P1–P7 and N1–N7 follow the seven columns left to right; P2/N2/P6/N6 are rail-tied off isolation devices. Identically named terminals are connected. All nMOS bodies use V_{SS} and all pMOS bodies use V_{DD}.

a	b	c	x	w	z
0	0	0	1	0	1
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	0	0	1
1	1	1	0	0	1

The checker obtains x, w, z by finding conducting rail paths stage by stage, verifies both rail exclusivity and the independently derived function, and exports every device's gate/active/body net in `q6_physical_MOS.csv`.

Q7. Preserve the printed reconvergent path


Let $q_i = R_i.Q$ and $v = q_2 q_3 q_4$. The printed graph is

$$R5.D = q_1, \quad R6.D = \overline{q_1 + v}, \quad R7.D = v, \quad R8.D = \overline{\bar{v} + q_4} = v\bar{q}_4 = 0.$$

The last Boolean simplification does not authorize removing the original physical gates when answering the timing question. The R8 reconvergent path may glitch and must settle before its capture edge. No connection is silently changed to create a different conventional circuit. For a concrete hazard, start $q_2 = q_3 = q_4 = 1$ and let q_4 fall after the 0.2 ns clock-to-Q delay. The direct NOR input falls at 0.2 ns, but $\bar{v}$ rises only at $0.2+0.5+0.5+0.2 = 1.4$ ns. With the final 0.5 ns NOR delay, R8.D rises at 0.7 ns and settles low at 1.9 ns. The saved event CSV records this valid pulse under the printed delay model.

Q7(a). Hold failure and lockup latch (5 points)

At zero skew the direct R1–R5 path has no logic delay. New data can arrive after $t_{ccq} = 0.1$ ns, while R5 must hold for 0.2 ns: $0.1 < 0.2$, a 0.1 ns hold violation. Increasing the period cannot repair this direct same-edge hold violation. Insert a **low-level transparent lockup latch** only on the R1-to-R5 data branch. It closes at the launching positive edge, holds the old data during the high clock phase, and opens at the falling edge. The R1 branch to R6 remains direct. The latch uses the launch clock; its own timing limits must be satisfied.



Q7(a) repair: A sequential circuit. The inline capture-clock delay is below R6 and above R7.

The capture clock stem places δt *between* the R7 and R6 taps. Thus a positive delay shifts R5 and R6 capture clocks later; R7 and R8 remain undelayed.

Q7(b). Propagation bound at $\delta t = 0$ (5 points)

The longest original physical logic path is R3/R4–AND–AND–INV–NOR–R8:

$$t_{logic,max} = 0.5 + 0.5 + 0.2 + 0.5 = 1.7 \text{ ns}.$$

Ignoring wire delay as instructed, the register setup condition gives

$$T \geq t_{pcq} + t_{logic,max} + t_{setup} = 0.2 + 1.7 + 0.2 = 2.1 \text{ ns}.$$

Conditional ideal-latch result: $f_{max} = 1/(2.1\,\text{ns}) = 476.190$ MHz if the inserted latch and all actual minimum-delay paths satisfy the conditions on the next page. The original does not give latch propagation/setup/hold parameters, so this is not an unconditional implementation guarantee.

Q7(b,c). Missing latch parameters and positive skew (10 points combined)

Write $t_{pd,L}, t_{cd,L}, t_{hold,L}, t_{setup,L}$ for the latch properties. Let the unspecified high phase last H; the latch opens at H. Provided $H \geq 0.2$ ns, general bounds are $T + \delta t - H \geq t_{pd,L} + 0.2$ ns for setup and $H + t_{cd,L} \geq \delta t + 0.2$ ns for hold. For an explicitly selected 50% clock, $H = T/2$ and setup at R5 requires

$$T/2 + \delta t \geq t_{pd,L} + 0.2 \text{ ns};$$

hold at R5 requires its earliest released new data to satisfy

$$T/2 + t_{cd,L} \geq \delta t + 0.2 \text{ ns}.$$

At the coincident launch edge/latch closing edge, the latch's own hold condition additionally needs $t_{hold,L} \leq 0.1$ ns. The preceding old-data setup condition must also be met (a sufficient steady-cycle bound is $t_{setup,L} \leq T - 0.2$ ns); no latch setup number is invented.

At $T = 2.1$ ns	$\delta t = 0$	$\delta t = 0.3$ ns
Allowed $t_{pd,L}$ upper bound	0.85 ns	1.15 ns
Required $t_{cd,L}$ lower bound	0 ns	0 ns
R5 hold margin with $t_{cd,L} = 0$	0.85 ns	0.55 ns
Latch's own allowed hold	≤ 0.1 ns	≤ 0.1 ns

For any ordinary register-to-register path, with capture skew s relative to launch,

$$T \geq 0.2 + t_{logic,prop} + 0.2 - s, \qquad t_{logic,cont} \geq s + 0.2 - 0.1 = s + 0.1.$$

The printed gate "delays" provide propagation numbers, but no separate contamination delays. If the classroom convention treats those numbers as both minimum and maximum, the remaining paths satisfy hold for both skews (the shortest affected R6 path is 0.5 ns, exceeding 0.4 ns). In a real timing model, verify these minimum-delay bounds separately; propagation delay alone cannot prove hold.

Representative path	Logic ns	Setup T at skew0	Setup T at $\delta t = .3$
R1–NOR–R6	0.5	0.9	0.6
R3/R4–AND–AND–NOR–R6	1.5	1.9	1.6
R3/R4–AND–AND–R7	1.0	1.4	1.4
R3/R4–AND–AND–INV–NOR–R8	1.7	2.1	2.1

For $\delta t = 0.3$ ns the *unmodified* direct R1–R5 path is still invalid: $0.1 < 0.3 + 0.2 = 0.5$ ns. The latch-repaired circuit remains valid under the stated latch/minimum-delay bounds, and R8 retains the same 2.1 ns setup limit. Thus its conditional ideal-latch maximum frequency stays **476.190 MHz**.

Q7(d). Clock distribution (5 points)

The lecturer's Chapter 7 names **H-tree** and **balanced-tree** distribution as the two most common physical clocking networks. An H-tree splits into symmetric branches with equal root-to-leaf geometric path lengths; matched wire geometry and balanced buffers/loading reduce arrival differences. For irregular register positions, the leaves feed local balanced trees rather than requiring registers to lie on a perfect geometric grid. A balanced tree groups sinks and adjusts wire lengths, buffers and loads to equalize *electrical* root-to-sink delay. Equalized RC/buffer delays reduce skew even with irregular sink placement. Physical symmetry alone is insufficient if load or wire geometry differs. A clock mesh is another valid option: connected paths average local delay variation, at the cost of more wire/clock power, but it is not needed to replace the lecturer's expected pair here.



Reference comparison and reproducibility

The original exam is the two-page Fall 2023 printed source. The supplied *Final Review* reference (original filename recorded in `sources.json`) has 17 pages of mixed-year study material; it is not identified as a graded solution to this complete paper. Its common-cell and dynamic-logic notes are useful background. Its other clock, Schmitt and logic questions have different diagrams/parameters and are not evidence for 2023 numerical answers. The final solutions derive clocks, transistor edges, bars, trip thresholds and timing independently. In particular: Q2 uses the actual 1110 second input; Q3 records the touching clock-stroke ambiguity and correctly locates internal-node x; Q5 declares its extra resistance/capacitance assumptions; Q6 preserves 14 physical devices; Q7 preserves the constant-output reconvergent physical path and the correct delayed clock taps. Run `python verify_logic_timing.py`. It regenerates the saved CSVs and `logic_timing_verification.json` using only the Python standard library. These are exhaustive ideal-switch/logic and analytical timing/charge checks, not HSPICE measurements. The PDF needs no external figures; all drawings are inline TikZ.

Primary references

1. Jin-Fu Li, NCU, VLSI Chapter 4 (glitch power), slides 58–67: `https://staff.ee.ncu.edu.tw/jfli/public_html/VLSI/lecture/ch04.pdf`.
2. Jin-Fu Li, NCU, VLSI Chapter 6 (dynamic logic): `https://www.ee.ncu.edu.tw/jfli/public_html/VLSI/lecture/ch06.pdf`.
3. Jin-Fu Li, NCU, VLSI Chapter 7, clock distribution slide 37: `https://www.ee.ncu.edu.tw/jfli/public_html/VLSI/lecture/ch07.pdf`.
4. NCU, Digital System Design introduction (gate arrays): `https://www.ee.ncu.edu.tw/jimmy/public_html/courses/DSD06/01_intro.pdf`.
5. Jin-Fu Li, NCU, VLSI Chapter 5 (physical design/arrays), slides 3–31: `https://www.ee.ncu.edu.tw/jfli/public_html/VLSI/lecture/ch05.pdf`.
6. Cadence physical-only cell training: `https://community.cadence.com/cadence_blogs_8/b/di/posts/you-know-how-but-do-you-remember-why`.
7. Georgia Tech author-hosted IEEE tap/latchup study, printed page 1728: `https://gtcad.gatech.edu/www/papers/06423265.pdf`.
8. David Harris, Harvey Mudd, cell design lecture, slides 8–14: `https://pages.hmc.edu/harris/class/e158/01/lect09.pdf`.