Spring 2008 Midterm—Independent Solutions

EE332 Introduction to VLSI

The complete original has two pages and five questions. It is extracted from the first two pages of a 36-page mixed-year compilation and cross-checked against two native photographs. Only the actual question pages are preserved; annotations remain visible in the authentic source but are excluded from the editable reconstruction. Q5's printed 10% is treated as the remaining ten points of a 100-point exam. The four matching graded booklet pages occur in reverse order on compilation pages 3–6. Their overall score is provenance, not a correctness guarantee. Identity pages remain local. Independent MOS/Boolean, delay, integer-optimization and sizing evidence is reproducible with `verify_logic_timing.py`; no process measurements are claimed.

1. Concepts and static CMOS (40 points)

(a) A conductor attached to a gate can collect charge during plasma processing and stress/damage thin gate oxide. Antenna rules limit the relevant conductor-to-gate ratio or provide a discharge path. This is a fabrication charging effect; see Li's Chapter 3 lecture, slide 37.

(b) In saturation, increasing drain voltage moves the pinch-off boundary toward the source and reduces effective channel length. Drain current therefore still increases with V_{DS}: a simple approximation is $I_D \simeq \frac{1}{2}\beta(V_{GS} - V_t)^2(1 + \lambda V_{DS})$. Saturation has finite output conductance; it is not the same as a perfectly constant current source.

(c) The nMOS PDN is a two-device xy branch in parallel with w in series with parallel u, v. Its five-device pMOS dual is $(x \parallel y)$ in series with $[w \parallel (u \text{ series } v)]$. The complete ten-MOS schematic is on the following page; it generates the requested complemented function directly.

(d) Four ideal static-CMOS properties: full rail logic levels; negligible DC supply current for stable valid inputs apart from leakage; high input resistance with mainly capacitive input loading; and a topology-determined (nonratioed) Boolean function with complementary PUN/PDN operation. Transitions can still draw short-circuit and switching current.


(e) Guard rings plus frequent well/substrate taps collect injected charge and reduce parasitic well/substrate voltage drops. Isolation such as SOI interrupts the bulk parasitic PNPN path. Both reduce latchup susceptibility; an arbitrary logic transistor resize alone is not a general cure.

(f) Both transistor drains join the output; the pMOS source is at V_{DD} and the nMOS source at V_{SS}. Both gates join the input, as labeled below.


(g) $NM_L = V_{IL} - V_{OL}$ and $NM_H = V_{OH} - V_{IH}$. V_{IL}, V_{IH} occur at the two slope--1 points of the VTC. The output bounds are V_{OL}, V_{OH}.

(h) Increase separation/reduce parallel coupling length, and insert an appropriately connected supply/ground shield. Buffering and twisting have application-specific timing/symmetry requirements; these two direct approaches reduce mutual coupling.

(i) Fanout gate capacitance, output diffusion/junction capacitance, and interconnect capacitance, including relevant coupling.



Reference comparison. The graded booklet's antenna, modulation, complex-gate and terminal-label answers are largely consistent. Its static-CMOS response lists operating regions, and its noise-margin answer omits the VTC. The ungraded alternative supplies better property/VTC examples; its "always inverted" claim is too broad, and its $C_{gs} + C_{gd} + C_{gb}$ list describes input gate components rather than the three output-load categories.



Q1(c): all ten devices. The nMOS network realizes $xy + (u + v)w$ and the pMOS network its complement. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

The switch checker exhausts all 32 combinations of x, y, u, v, w. Exactly one rail conducts at the output, with $f = \overline{xy + (u + v)w}$ in every case. No complemented primary input wires or output inverter are required.

2. Actual fanout and delay conventions (20 points)




Figure 1: (a) A CMOS circuit (b) High-/low-V_t transistor symbols.

Use a for the first NOR output, b for the second NOR output, c for its inverted output, and d for the central NAND output. The first output gate is printed *OR*, and the second is *AND*: apparent circles in one photograph are handwritten arcs, as confirmed directly in the independent compiled original.

$$a = \overline{I_1 + I_2}, \quad b = \overline{I_0 + a}, \quad c = \bar{b} = I_0 + a, \quad d = \overline{aI_3}.$$

$$\boxed{O_0 = c + d = 1, \qquad O_1 = dI_4 = I_4(I_1 + I_2 + \bar{I}_3).}$$

The steady constant output does not change the requested printed gate/load network. Physical arc sums below are kept separate from whether a complete output transition can be sensitized.

(a) Balanced classroom mean-delay answer: $3, 1.5, 1, 3, 3.5, 3.5$ **units.** The actual loads are $C_a = 2C_i$ (second NOR and NAND inputs), $C_b = C_c = C_i$, and $C_d = 2C_i$ (output OR and AND inputs). Both external outputs have the printed $2C_i$ load. OR/AND need an internal NOR/NAND followed by an inverter; that internal node drives C_i. The following table assumes $R_p = R_n = R$ for the reference inverter, and normalizes $RC_i = 1$. Series devices multiply resistance; parallel devices use the conventional worst single conducting branch for each edge. The scalar gate delay is the mean of rise and fall.

Gate	Actual load	Output rise	Output fall	Mean
NOR(I_1, I_2)	$2C_i$	4	2	3
NOR(I_0, a)	C_i	2	1	1.5
INV(b)	C_i	1	1	1
NAND(a, I_3)	$2C_i$	2	4	3
OR(c, d)	internal C_i, output $2C_i$	$1 + 2 = 3$	$2 + 2 = 4$	3.5
AND(d, I_4)	internal C_i, output $2C_i$	$2 + 2 = 4$	$1 + 2 = 3$	3.5

The graded booklet's load-independent NOR/NAND 1.5 and OR 2.5 values do not include the printed fanout and $2C_i$ output loads. A direct four-device AND drawing is also incomplete: positive AND requires an output inverter. The ungraded two-page study answer independently agrees with the actual-load results 3, 1.5, 3, 3.5 and 3.5; the standalone inverter contributes the remaining 1 unit. **General resistance ratio.** The given p/n widths 2/1 do not themselves specify the mobility or turn-on resistance ratio. If $r = R_p/R_n$ and the reference mean delay is $\frac{1}{2}(R_p + R_n)C_i = 1$, define


$$n_r = \frac{2r+1}{r+1}, \qquad a_r = \frac{r+2}{r+1}.$$

The six mean gate delays in table order are

$$\boxed{2n_r, \quad n_r, \quad 1, \quad 2a_r, \quad n_r + 2, \quad a_r + 2.}$$

The balanced example follows at $r = 1$, requiring approximately $\mu_n/\mu_p = 2$ with the printed geometry and matched threshold magnitudes. That process ratio is not printed in Q2, so the general result is retained rather than presented as an unconditional numerical derivation. **Path sums.** Under the balanced mean-delay convention, the longest printed paths are first NOR→NAND→output OR/AND, each $3 + 3 + 3.5 = 9.5$ units. The upper first NOR→second NOR→INV→OR path is $3 + 1.5 + 1 + 3.5 = 9$ units. The saved CSV also lists separate rise/fall arc sums. The longest sensitizable O_1 edge is 11 units; the conservative O_0 physical fall-arc sum is 12 units, but O_0 is steady constant 1 and that sum is not a measured or guaranteed output edge.

(b) A conditional 20L/6H transistor implementation. Keep the common first NOR, the central NAND, and both complete output gates low-V_t. Make the upper second NOR and its following inverter high-V_t only when their available slack permits. All 26 original MOS and complete positive OR/AND inverters are shown. Thick=L; thin=H; every device is also labeled H/L.



Conditional allocation: high threshold only in B/C; the original physical network is preserved. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

For the primary mean-delay metric, the upper branch must obey

$$d_{NOR2,H} + d_{INV,H} \leq d_{NAND,L}.$$

At the balanced loads, a uniform high-V_t delay scale ρ would require $(1.5 + 1)\rho \leq 3$, i.e. $\rho \leq 6/5$. The I_0 shortcut has more slack and is also checked against the original bound. This is an eligibility rule: if it fails, restore the affected devices to low threshold. The original gives no high/low threshold values, high-V_t delay penalty, leakage weights or switching conditions. Thus the displayed allocation is not an unconditional proof of global minimum leakage or unchanged measured speed. More selective substitutions may exploit transistor-level slack once characterized. The student's blanket "critical low, other high" rule is directionally sensible but needs actual loads, output inverter completion and a delay/slack check. An edge-based timing objective must use the rise/fall table rather than the mean bound. In the balanced isolated-a model with $I_0 = 0, I_3 = 1$, $a \uparrow$ gives $c \uparrow$ after 2 units and $d \downarrow$ after 4; $a \downarrow$ gives $d \uparrow$ after 2 and $c \downarrow$ after 3. Both orders overlap high, so no O_0 pulse is generated by that model. Arbitrary input histories and device-dependent arc changes need their own checks; an average-delay path sum is not a waveform measurement. The official course fabrication lecture, slide 41, motivates the qualitative threshold/slack tradeoff. It supplies no numerical high-threshold penalty for this paper. All 32 input cases pass rail/Boolean verification independently of the illustrative threshold assignment.

3. Optimal tapered chain and the printed power metric (20 points)




Figure 2: A taper buffer for driving a large capacitance.

(a) Continuous optimum: $\beta = e$, $N = \ln(C_L/C_i)$. Let $F = C_L/C_i > 1$ and let the first-stage resistance be R_0. Stage k has size β^{k-1}, resistance R_0/β^{k-1}, and load $\beta^k C_i$. Every stage therefore has the same modeled delay $R_0 C_i \beta$:

$$D = N R_0 C_i \beta, \qquad \beta^N = F, \qquad D = R_0 C_i \frac{\beta \ln F}{\ln \beta}.$$

Differentiating $\beta / \ln \beta$ gives $(\ln \beta - 1)/(\ln \beta)^2 = 0$, hence $\beta = e$ and $N = \ln F$. This unconstrained continuous result requires $N \geq 1$; for $1 < F < e$ the boundary $N = 1$ is appropriate.

Real stage count is an integer. Minimize $D_N = R_0 C_i N F^{1/N}$ for integer $N \geq 1$. Since the continuous derivative changes sign at $N = \ln F$, compare $\max(1, \lfloor \ln F \rfloor)$ and $\max(1, \lceil \ln F \rceil)$ and use $\beta = F^{1/N}$. Do not round N while leaving $\beta = e$ and thereby miss the required load. If noninverting polarity is required, restrict to even N; no such parity constraint is stated in the question. For example, $F = 64$ has continuous $N = 4.159$ and integer optimum $N = 4$, $\beta = 64^{1/4} = 2.828$. Its delay is $11.314 R_0 C_i$. The verifier checks seven load ratios against an explicit integer search and separately records even-stage alternatives. The matching student's continuous derivation is consistent, but an implementable integer count needs this correction. **(b) Preserve the printed definition $\eta = (P_T - P_L)/P_T$.** Let $K = a_{01} f V_{DD}^2 C_i$ for a common stationary charging activity. With only gate loads and the final capacitance,

$$P_T = K \sum_{k=1}^{N} \beta^k = K \frac{\beta(\beta^N - 1)}{\beta - 1}, \qquad P_L = K \beta^N.$$

Therefore

$$\boxed{\eta = \frac{\beta^{N-1} - 1}{\beta^N - 1}.}$$

It is the fraction spent on intermediate capacitances, despite the printed name "power efficiency." The useful-load fraction is $1 - \eta$. With the continuous optimum and $F \geq e$,

$$\eta_{cont} = \frac{F/e - 1}{F - 1} \quad \longrightarrow \quad \frac{1}{e} \text{ as } F \to \infty.$$

Use the exact integer optimum's β, N for an actual chain. For $N = 1$, $\eta = 0$ because only the external load is charged. Omitting the first-stage output capacitor or reversing the stated fraction changes the answer. The student's intermediate expression $1 - \beta^N / \sum \beta^k$ is consistent; the exact finite-load/integer interpretation is supplied here.

4. Equal inverter widths under $T = 6RC$ (10 points)

With minimum nMOS resistance R, gate capacitance C, width ratio α and the printed $\mu_n = 2\mu_p$, the pMOS resistance is $2R/\alpha$ and each next inverter input is $(1 + \alpha)C$. The bracket covers the first two inverters, so either input polarity sees one rise and one fall:

$$T = (R + 2R/\alpha)(1 + \alpha)C = RC(\alpha + 3 + 2/\alpha).$$

Requiring $T = 6RC$ gives $(\alpha - 1)(\alpha - 2) = 0$, so $\alpha = 1$ or 2. The first two output nodes have total next-stage gate load $2(1 + \alpha)C$, and

$$P_{sw,1+2} = 2 a_{01} f (1 + \alpha) C V_{DD}^2.$$

Thus $\boxed{\alpha = 1}$ minimizes power subject to the delay equality. Its modeled power is 2/3 of the $\alpha = 2$ choice. The external C_L after the third inverter is not in the bracketed pair; unspecified diffusion/wire loads are excluded. The student's erroneous $R_p \propto \alpha$ step is replaced by the inverse-width relation, although its corrected final $\alpha = 1$ agrees.

5. Forward full-adder design (printed 10%)

The original truth table describes a forward adder taking x, y, c_i and producing s, c_o:

Table 1: Truth table of a binary full adder.


x	y	c_i	s	c_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\boxed{s = x \oplus y \oplus c_i, \qquad c_o = xy + c_i(x + y).}$$

For a complete static CMOS design, first form $\bar{c}_o$ from a five-nMOS PDN for $xy + c_i(x + y)$ and its five-pMOS dual, then invert to obtain c_o. The identity

$$s = \bar{c}_o(x + y + c_i) + xyc_i$$

uses only true primary inputs and that internally generated complemented carry. A seven-nMOS PDN and its seven-pMOS dual form $\bar{s}$, followed by the sum inverter. Total count: $(5 + 5 + 2) + (7 + 7 + 2) = 28$ MOS. The graded booklet's Q5 response treats c_i, s, c_o as inputs and attempts to recover operands x, y, solving a different relation. The ungraded study sheet correctly gives forward-adder Boolean equations and a logic-gate diagram, but does not expand it into the required MOS schematic; the complete implementation below supplies that. The compiled original clearly shows $111 \mapsto s = 1, c_o = 1$; the circle around the photo entry is study ink, not a changed Boolean premise.



Complete 28-MOS static full adder, including both output inverters and the internal complemented carry. Identically named terminals are connected. nMOS bodies use V_{SS} and pMOS bodies use V_{DD}.

Exactly one rail conducts at each requested output over all eight truth-table rows, and $s + 2c_o = x + y + c_i$. No external complement generators or degraded pass levels are assumed.

Verification and source scope

The standard-library verifier exhausts 32 Q1(c) and 32 Q2 input states, checks actual gate fanout and general resistance-ratio delays, includes passing/failing high-threshold slack examples and labeled reconvergent edge events, tests seven integer buffer loads and even-stage alternatives, checks both fixed-delay width roots, and verifies the eight-row/28-MOS adder. These are ideal switch and analytical RC calculations, not transistor simulations or measured timing/power. `sources.json` records the complete 36-page source hash, the first-two-page extraction, the two native photo hashes and the reverse booklet order. No other years' pages or student identity pages are published. `coverage-entry.json` records five questions, the literal percentage mark and two original prompt pages. Both documents are standalone LaTeX with inline editable TikZ figures.