


Bottom-plate TGs: $W_n = W_p = 3\,\mu\text{m}$; $L = 30\,\text{nm}$.

NMOS bulks: V_{SS}; **PMOS bulks:** V_{DD}.
Negative side: $VIP \rightarrow VIN$, $v_p \rightarrow v_n$, $V_{\text{REFP}} \leftrightarrow V_{\text{REFN}}$.