

State decoding

$q_0 = \overline{j_0}\,\overline{j_4}$

$track = \overline{j_1 + j_4}$

$cmpclk = phm\,\overline{track}$

Bit storage, $k = 7 \ldots 0$

$ben_k = s_k\, phm$

$b_k \leftarrow cmpQ$

8 physical reset latches

Output storage

$oen = q_0\, phm$

$D_k \leftarrow b_k$

8 physical reset latches

Five master/slave DFFs form ten decoded slots. Blocks show cell hierarchy, not ideal simulation elements.