

(a) Inverter
$W_p/W_n = 1/0.5\ \mu\text{m}$



(b) NAND2
All four widths: $1\ \mu\text{m}$



(c) Transmission gate
$W_n/W_p = 0.5/1\ \mu\text{m}$

All $L = 30$ nm. NMOS bulk: V_{SS}; PMOS bulk: V_{DD}.
Equal labels denote the same net; dots mark junctions. Ground denotes V_{SS}.