

Fig. 5-3 End-to-End Latency Breakdown by Scheduling Strategy
($N = 4096$, sizeP = 2, 2 digits, FPGA Offload)

