DSD Final Project Scores

1. BrPred

(1) Total execution cycles of given I mem BrPred:

截圖: 2187.25ns

(2) Total execution cycles of given I mem hasHazard:

截圖:12197.25ns

(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): (um²)

323390-238545.8 = 84844.2

2. Compressed instructions

(1) Area (Total area of compressed design minus baseline design, two design clock cycle need to be same): (um²)

截圖:

335525 - 238545.8 = 96979.2

```
Number of ports:
                                                                 Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
                                                                 Number of nets:
                                                                 Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                                                 Number of sequential cells:
                                                                 Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                                                 Number of references:
                                         194975.243238
Combinational area:
                                                                                                          132078.088698
                                                                Combinational area:
                                         35243.116314
140549.809401
0.000000
Buf/Inv area:
                                                                Buf/Inv area:
                                                                                                           24332.229115
Noncombinational area:
                                                                 Noncombinational area:
                                                                                                          106467.716045
Macro/Black Box area:
                                                                 Macro/Black Box area:
Net Interconnect area:
Net Interconnect area:
Total cell area:
                                         335525.052639
                                                                 Total cell area:
                                                                                                          238545.804743
Total area:
                                        3320806.941188
                                                                Total area:
                                                                                                         2675071.705591
```

(2) Total Simulation Time of given I_mem_compression: (ns)

截圖:2081.25ns

- (3) Area*Total Simulation Time: (um² * ns)
- 335525 * 2081.25 = 698.311.406
- (4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) 4.5ns

3. Q sort

(1) Area: (um²)

截圖:

```
Number of ports:
                                          1557
Number of nets:
                                         20239
Number of cells:
                                         18598
                                         13989
Number of combinational cells:
Number of sequential cells:
                                          4475
Number of macros/black boxes:
                                             0
Number of buf/inv:
                                          3006
Number of references:
                                           161
Combinational area:
                                 137514.860442
Buf/Inv area:
                                 20058.175772
                                 132996.379370
Noncombinational area:
                                     0.000000
Macro/Black Box area:
                                2549319.700989
Net Interconnect area:
                                 270511.239812
Total cell area:
                                2819830.940800
Total area:
```

(2) Best Total Simulation Time: (ns)

(either using compressed or uncompressed instructions)

截圖:

(3) Area*Total Simulation Time: (um² * ns)

270511 * 461440.3 = 1.248*E11

(4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) 3.05