

## 3TB4 – Lab 1 Prelab

Hank Bae

400062215

Jan 24, 2019

# Tutorial Report

In this tutorial, we familiarised ourselves with Intel Quartus programming the De1-SoC so that it was effectively an XOR gate where it would turn an on board LED on and off depending on the state of two on board switches.




Figure 1: Waveform for Majority3




Figure 2: Screenshot of compilation report




Figure 3: Waveform for Light File

## Short Answer Questions

1. **reg** can store a value whereas **wire** will only create a node in a circuit.
2. Yes, the **wire** data type can be used on the left side of an expression.
3. The parameters of a module must be specified as either **input** or **output** and their data type must be specified as well unless they will be used as **wire** data types.
4. Continuous assignments are definitions that do not change whereas blocking and nonblocking assignments are executed when only run. The difference between blocking and nonblocking is that blocking is sequential whereas nonblocking is not meaning if a statement depends on the previous statement, the result will differ depending on a blocking or nonblocking assignment is made.
5. In combinatorial logic, **assign** and **always** may be used but in sequential logic, only **always** may be used.
6. To prevent inferred latches, the code must be complete and disjoint meaning it just covers all cases.
7. **<<** is a binary logical left shift operator whereas **<<<** is a binary arithmetic left shift operator.
8. To declare an array of 6 elements of a 7-bit wire: **wire [6:0] x[5:0];**

## Verilog Modules

```
1 //1 bit data DFF
2
3 module DFlipFlop(
4     input D, clk,
5     output reg Q
6 );
7
8     always @(posedge clk) Q = D;
9
10 endmodule
```

Figure 4: One-Bit data width D flip-flop




Figure 5: Waveform for One-Bit data width D flip-flop

```

1 //DFF w/ low reset
2
3 module dff_lowReset(
4     input D, clk, R,
5     output reg Q,
6     output QBar
7 );
8
9     always @(posedge clk)
10    begin
11        if (R == 1'b0)
12            Q<=1'b0;
13        else
14            Q<=D;
15        end
16
17    assign QBar = ~Q;
18 endmodule
19
20

```

Figure 6: One-Bit data width D flip-flop with active low synchronous reset




Figure 7: Waveform for One-Bit data width D flip-flop with active low synchronous reset

```

1 //DFF w/ low reset & low enable
2
3 module dff_lowResetLowEnable(
4     input    D, clk, R, E,
5     output reg Q,
6     output    QBar
7 );
8
9     always @(posedge clk)
10    begin
11        if (R == 1'b0)
12            Q<=1'b0;
13        else if (E == 1'b0)
14            Q <= D;
15        end
16
17    assign QBar = ~Q;
18
19 endmodule
20

```

Figure 8: One-Bit data width D flip-flop with active low synchronous reset and active low enable




Figure 9: Waveform of One-Bit data width D flip-flop with active low synchronous reset and active low enable



```

1 //DLatch w/enable
2
3 module dLatch01(
4     input D, E,
5     output reg Q,
6     output QBar
7 );
8
9     always @(E)
10    begin
11        if (E == 1'b1)
12            Q<=D;
13    end
14    assign QBar = ~Q;
15
16 endmodule
17

```

Figure 10: D-Latch with synchronous enable control




Figure 11: Waveform of D-Latch with synchronous enable control

```

1 //4-1 multiplexer
2
3 module mux(
4     input D1,D2,D3,D4,
5     input [1:0] sel,
6     output reg Q
7 );
8
9     always @(*)
10    begin
11
12        case(sel)
13            2'b00 : Q <= D1;
14            2'b01 : Q <= D2;
15            2'b10 : Q <= D3;
16            2'b11 : Q <= D4;
17            default: Q <= Q;
18        endcase
19    end
20 endmodule
21
22
23

```

Figure 12: 4-to-1 multiplexer




Figure 13: Waveform of 4-to-1 multiplexer

```

1 //4-bit counter w/ reset & enable
2
3 module cnt_r4b(
4     input R,E,clk,
5     output [3:0] Q
6 );
7
8     reg [3:0] cnt_r;
9
10    always @(posedge clk)
11    begin
12
13        if (R==1'b1)
14            cnt_r[3:0] <= 4'b0;
15        else
16            if (E==1'b1)
17                cnt_r[3:0] <= cnt_r[3:0] + 4'b1;
18            else
19                cnt_r[3:0] <= cnt_r[3:0];
20        end
21
22        assign Q[3:0] = cnt_r[3:0];
23    endmodule
24
25
26
27

```

Figure 14: 4-bit counter with reset and enable controls




Figure 15: Waveform of 4-bit counter with reset and enable controls

## Truth Table for Seven-Segment Decoder

Table 1: Truth table for 7 segment display

| Char | Input |       |       |       | Segment |       |       |       |       |       |       |
|------|-------|-------|-------|-------|---------|-------|-------|-------|-------|-------|-------|
|      | $A_3$ | $A_2$ | $A_1$ | $A_0$ | $S_0$   | $S_1$ | $S_2$ | $S_3$ | $S_4$ | $S_5$ | $S_6$ |
| 0    | 0     | 0     | 0     | 0     | 0       | 0     | 0     | 0     | 0     | 0     | 1     |
| 1    | 0     | 0     | 0     | 1     | 1       | 0     | 0     | 1     | 1     | 1     | 1     |
| 2    | 0     | 0     | 1     | 0     | 0       | 0     | 1     | 0     | 0     | 1     | 0     |
| 3    | 0     | 0     | 1     | 1     | 0       | 0     | 0     | 0     | 1     | 1     | 0     |
| 4    | 0     | 1     | 0     | 0     | 1       | 0     | 0     | 1     | 1     | 0     | 0     |
| 5    | 0     | 1     | 0     | 1     | 0       | 1     | 0     | 0     | 1     | 0     | 0     |
| 6    | 0     | 1     | 1     | 0     | 0       | 1     | 0     | 0     | 0     | 0     | 0     |
| 7    | 0     | 1     | 1     | 1     | 0       | 0     | 0     | 1     | 1     | 1     | 1     |
| 8    | 1     | 0     | 0     | 0     | 0       | 0     | 0     | 0     | 0     | 0     | 0     |
| 9    | 1     | 0     | 0     | 1     | 0       | 0     | 0     | 0     | 1     | 0     | 0     |
| H    | 1     | 0     | 1     | 0     | 1       | 1     | 0     | 1     | 0     | 0     | 0     |
| A    | 1     | 0     | 1     | 1     | 0       | 0     | 0     | 1     | 0     | 0     | 0     |
| N    | 1     | 1     | 0     | 0     | 1       | 1     | 0     | 1     | 0     | 1     | 0     |
| K    | 1     | 1     | 0     | 1     | 1       | 0     | 0     | 1     | 0     | 0     | 0     |
| B    | 1     | 1     | 1     | 0     | 1       | 1     | 0     | 0     | 0     | 0     | 0     |
| NULL | 1     | 1     | 1     | 1     | 1       | 1     | 1     | 1     | 1     | 1     | 1     |

## Logic Expressions

$$S_0 = \bar{A}_3\bar{A}_2\bar{A}_1A_0 + A_2\bar{A}_1\bar{A}_0 + A_3A_1\bar{A}_0 + A_3A_2$$

$$S_1 = A_3A_2A_1 + A_3A_2\bar{A}_0 + A_2A_1\bar{A}_0 + A_3A_1\bar{A}_0 + \bar{A}_3A_2\bar{A}_1A_0$$

# Verilog Circuit

```
1 module seven_seg_decoder(  
2     input [3:0] x,  
3     output [6:0] hex_LEDs  
4 );  
5  
6     reg [6:2] top_5_seg;  
7  
8     // logic from K map  
9     assign hex_LEDs[0] = (~x[3]&x[2]&~x[1]&x[0]) | (x[2]&~x[1]&~x[0]) | (x[3]&x[1]&~x[0]) | (x[3]&x[2]);  
10    assign hex_LEDs[1] = (x[3]&x[2]&x[1]) | (x[3]&x[2]&~x[0]) | (x[2]&x[1]&~x[0]) | (x[3]&x[1]&~x[0]) | (~x[3]&x[2]&~x[1]&x[0]);  
11    // defining last 5 digits to code below  
12    assign hex_LEDs[6:2] = top_5_seg[6:2];  
13  
14    always @(x[3:0])  
15    begin  
16  
17        // for every possible x value  
18        case(x[3:0])  
19  
20            // disp: 0  
21            4'b0000: begin  
22                top_5_seg[2] <= 1'b0;  
23                top_5_seg[3] <= 1'b0;  
24                top_5_seg[4] <= 1'b0;  
25                top_5_seg[5] <= 1'b0;  
26                top_5_seg[6] <= 1'b1;  
27            end  
28  
29            // disp: 1  
30            4'b0001: begin  
31                top_5_seg[2] <= 1'b0;  
32                top_5_seg[3] <= 1'b1;  
33                top_5_seg[4] <= 1'b1;  
34                top_5_seg[5] <= 1'b1;  
35                top_5_seg[6] <= 1'b1;  
36            end  
37  
38            // disp: 2  
39            4'b0010: begin  
40                top_5_seg[2] <= 1'b1;  
41                top_5_seg[3] <= 1'b0;  
42                top_5_seg[4] <= 1'b0;  
43                top_5_seg[5] <= 1'b1;  
44                top_5_seg[6] <= 1'b0;  
45            end  
46  
47            // disp: 3  
48            4'b0011: begin  
49                top_5_seg[2] <= 1'b0;  
50                top_5_seg[3] <= 1'b0;  
51                top_5_seg[4] <= 1'b1;  
52                top_5_seg[5] <= 1'b1;  
53                top_5_seg[6] <= 1'b0;  
54            end  
55  
56            // disp: 4  
57            4'b0100: begin  
58                top_5_seg[2] <= 1'b0;  
59                top_5_seg[3] <= 1'b1;  
60                top_5_seg[4] <= 1'b1;  
61                top_5_seg[5] <= 1'b0;  
62                top_5_seg[6] <= 1'b0;  
63            end  
64  
65            // disp: 5  
66            4'b0101: begin  
67                top_5_seg[2] <= 1'b0;  
68                top_5_seg[3] <= 1'b0;  
69                top_5_seg[4] <= 1'b1;  
70                top_5_seg[5] <= 1'b0;  
71                top_5_seg[6] <= 1'b0;  
72            end  
73  
74            // disp: 6  
75            4'b0110: begin  
76                top_5_seg[2] <= 1'b0;  
77                top_5_seg[3] <= 1'b0;  
78                top_5_seg[4] <= 1'b0;  
79                top_5_seg[5] <= 1'b0;  
80                top_5_seg[6] <= 1'b0;  
81            end  
82  
83            // disp: 7  
84            4'b0111: begin  
85                top_5_seg[2] <= 1'b0;  
86                top_5_seg[3] <= 1'b1;  
87                top_5_seg[4] <= 1'b1;  
88                top_5_seg[5] <= 1'b1;  
89                top_5_seg[6] <= 1'b1;  
90            end  
91  
92            // disp: 8  
93            4'b1000: begin  
94                top_5_seg[2] <= 1'b0;  
95                top_5_seg[3] <= 1'b0;  
96                top_5_seg[4] <= 1'b0;  
97                top_5_seg[5] <= 1'b0;  
98                top_5_seg[6] <= 1'b0;  
99            end  
100  
101            // disp: 9  
102            4'b1001: begin  
103                top_5_seg[2] <= 1'b0;  
104                top_5_seg[3] <= 1'b0;  
105                top_5_seg[4] <= 1'b1;  
106                top_5_seg[5] <= 1'b0;  
107                top_5_seg[6] <= 1'b0;  
108            end  
109  
110            // disp: H  
111            4'b1010: begin  
112                top_5_seg[2] <= 1'b0;  
113                top_5_seg[3] <= 1'b1;  
114                top_5_seg[4] <= 1'b0;  
115                top_5_seg[5] <= 1'b0;  
116            end  
117        endcase  
118    end  
119 end
```

```

116         top_5_seg[6] <= 1'b0;
117     end
118
119     // disp: A
120     4'b1011: begin
121         top_5_seg[2] <= 1'b0;
122         top_5_seg[3] <= 1'b1;
123         top_5_seg[4] <= 1'b0;
124         top_5_seg[5] <= 1'b0;
125         top_5_seg[6] <= 1'b0;
126     end
127
128     // disp: N
129     4'b1100: begin
130         top_5_seg[2] <= 1'b0;
131         top_5_seg[3] <= 1'b1;
132         top_5_seg[4] <= 1'b0;
133         top_5_seg[5] <= 1'b1;
134         top_5_seg[6] <= 1'b0;
135     end
136
137     // disp: K
138     4'b1101: begin
139         top_5_seg[2] <= 1'b0;
140         top_5_seg[3] <= 1'b1;
141         top_5_seg[4] <= 1'b0;
142         top_5_seg[5] <= 1'b0;
143         top_5_seg[6] <= 1'b0;
144     end
145
146     // disp: 8
147     4'b1110: begin
148         top_5_seg[2] <= 1'b0;
149         top_5_seg[3] <= 1'b0;
150         top_5_seg[4] <= 1'b0;
151         top_5_seg[5] <= 1'b0;
152         top_5_seg[6] <= 1'b0;
153     end
154
155     // disp: NULL
156     4'b1111: begin
157         top_5_seg[2] <= 1'b1;
158         top_5_seg[3] <= 1'b1;
159         top_5_seg[4] <= 1'b1;
160         top_5_seg[5] <= 1'b1;
161         top_5_seg[6] <= 1'b1;
162     end
163
164     // disp: NULL
165     default: begin
166         top_5_seg[2] <= 1'b1;
167         top_5_seg[3] <= 1'b1;
168         top_5_seg[4] <= 1'b1;
169         top_5_seg[5] <= 1'b1;
170         top_5_seg[6] <= 1'b1;
171     end
172
173     endcase
174
175     end
176
177 endmodule

```