3TB4 – Lab 1 Prelab

Hank Bae

400062215

Jan 24, 2019

# **Tutorial Report**

In this tutorial, we familiarised ourselves with Intel Quartus programming the De1-SoC so that it was effectively an XOR gate where it would turn an on board LED on and off depending on the state of two on board switches.




Figure 1: Waveform for Majority3




Figure 2: Screenshot of compilation report




Figure 3: Waveform for Light File

### **Short Answer Questions**

- 1. **reg** can store a value whereas **wire** will only create a node in a circuit.
- 2. Yes, the wire data type can be used on the left side of an expression.
- 3. The parameters of a module must be specified as either **input** or **output** and their data type must be specified as well unless they will be used are **wire** data types.
- 4. Continuous assignment are definitions that do not change whereas blocking and nonblocking assignments are executed when only ran. The difference between blocking and nonblocking is that blocking is sequential whereas nonblocking is not meaning if a statement depends on the previous statement, the result will differ depending on a blocking or nonblocking assignment is made.
- 5. In combinatorial logic, **assign** and **always** may be used but in sequential logic, only **always** may be used.
- 6. To prevent inferred latches, the code must be complete and disjoint meaning it just cover all cases.
- 7. << is a binary logical left shift operator whereas <<< is a binary arithmetic left shift operator.
- 8. To declare an array of 6 elements of a 7-bit wire: wire [6:0] x[5:0];

# Verilog Modules

Figure 4: One-Bit data width D flip-flop




Figure 5: Waveform for One-Bit data width D flip-flop

Figure 6: One-Bit data width D flip-flop with active low synchronous reset




Figure 7: Waveform for One-Bit data width D flip-flop with active low synchronous reset

Figure 8: One-Bit data width D flip-flop with active low synchronous reset and active low enable




Figure 9: Waveform of One-Bit data width D flip-flop with active low synchronous reset and active low enable

Figure 10: D-Latch with synchronous enable control




Figure 11: Waveform of D-Latch with synchronous enable control

Figure 12: 4-to-1 multiplexer




Figure 13: Waveform of 4-to-1 multiplexer

Figure 14: 4-bit counter with reset and enable controls




Figure 15: Waveform of 4-bit counter with reset and enable controls

# Truth Table for Seven-Segment Decoder

Table 1: Truth table for 7 segment display

Char	Input				Segment						
	$A_3$	$A_2$	$A_1$	$A_0$	$S_0$	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0
Н	1	0	1	0	1	1	0	1	0	0	0
A	1	0	1	1	0	0	0	1	0	0	0
N	1	1	0	0	1	1	0	1	0	1	0
K	1	1	0	1	1	0	0	1	0	0	0
В	1	1	1	0	1	1	0	0	0	0	0
NULL	1	1	1	1	1	1	1	1	1	1	1

# Logic Expressions

$$\begin{split} S_0 &= \bar{A}_3 \bar{A}_2 \bar{A}_1 A_0 + A_2 \bar{A}_1 \bar{A}_0 + A_3 A_1 \bar{A}_0 + A_3 A_2 \\ S_1 &= A_3 A_2 A_1 + A_3 A_2 \bar{A}_0 + A_2 A_1 \bar{A}_0 + A_3 A_1 \bar{A}_0 + \bar{A}_3 A_2 \bar{A}_1 A_0 \end{split}$$

# Verilog Circuit

```
input [3:0] x,
output [6:0] hex_LEDs
);
reg [6:2] top_5_seg;
                                        // logic from K map assign hex_LEDs[0] = (-x[3]\&-x[2]\&-x[1]\&x[0]) \mid (x[2]\&-x[1]\&-x[0]) \mid (x[3]\&x[1]\&-x[0]) \mid (x[3]\&x[2]); assign hex_LEDs[1] = (x[3]\&x[2]\&x[1]) \mid (x[3]\&x[2]\&-x[0]) \mid (x[2]\&x[1]\&-x[0]) \mid (x[3]\&x[1]\&-x[0]) \mid (-x[3]\&x[2]\&-x[1]\&x[0]); assign hex_LEDs[6:2] = top_5_seg[6:2];
                                       always @(x[3:0])
begin
                                                   // for every possibe x value
case(x[3:0])
                                                             // disp: 0

4'b0000: begin

top_5_seg[2] <= 1'b0;

top_5_seg[3] <= 1'b0;

top_5_seg[4] <= 1'b0;

top_5_seg[5] <= 1'b0;

top_5_seg[6] <= 1'b1;

end
                                                             // disp: 1

4'b0001: begin

top_5_seg[2]

top_5_seg[3]

top_5_seg[4]

top_5_seg[6]

end
                                                                                                                          <= 1'b0;
<= 1'b1;
<= 1'b1;
<= 1'b1;
<= 1'b1;
                                                              // disp: 2
4'b0010: begin
top_5_seg[2]
top_5_seg[4]
top_5_seg[4]
top_5_seg[5]
top_5_seg[6]
                                                                                                                         <= 1'b1;
<= 1'b0;
<= 1'b0;
<= 1'b1;
<= 1'b0;
                                                             // disp: 3
4'b0011: begin
top_5_seg[2]
top_5_seg[3]
top_5_seg[4]
top_5_seg[5]
top_5_seg[6]
end
                                                                                                                         <= 1'b0;
<= 1'b0;
<= 1'b1;
<= 1'b1;
<= 1'b0;
                                                             // disp: 4
4'b0100: begin
top_5_seg[2] <= 1'b0;
top_5_seg[3] <= 1'b1;
top_5_seg[4] <= 1'b1;
top_5_seg[5] <= 1'b0;
top_5_seg[6] <= 1'b0;
                                                              // disp: 5
4'b0101: begin
top_5_seg[2]
top_5_seg[3]
top_5_seg[4]
top_5_seg[5]
top_5_seg[6]
                                                             // disp: 6
4'b0110: begin
top_5_seg[2] <= 1'b0;
top_5_seg[3] <= 1'b0;
top_5_seg[4] <= 1'b0;
top_5_seg[5] <= 1'b0;
top_5_seg[6] <= 1'b0;
end
                                                             // disp: 7
4'b0111: begin
top_5_seg[2] <= 1'b0;
top_5_seg[3] <= 1'b1;
top_5_seg[4] <= 1'b1;
top_5_seg[6] <= 1'b1;
end
                                                             // disp: 8
4'b1000: begin
top_5_seg[2] <= 1'b0;
top_5_seg[3] <= 1'b0;
top_5_seg[4] <= 1'b0;
top_5_seg[5] <= 1'b0;
end
                                                             // disp: 9
4'b1001: begin
top_5_seg[2] <= 1'b0;
top_5_seg[3] <= 1'b0;
top_5_seg[4] <= 1'b1;
top_5_seg[5] <= 1'b0;
top_5_seg[6] <= 1'b0;
                                                             // disp: H
4'b1010: begin
top_5.seg[2] <= 1'b0;
top_5.seg[3] <= 1'b1;
top_5_seg[4] <= 1'b0;
top_5_seg[5] <= 1'b0;
```