

12. [9%] Nondeterministic constant is very useful during formal testing.
Please use this concept to declare a 4 bits signal DVAL and write an assertion to check if data comes in the fifo, eventually must come out .

(the input of fifo is data_in and output of fifo is data_out , they are also 4 bits)

addr 已經存目前到哪?

Assertion1: assertion property (@(posedge clk)) ;

#2019 FALL

Q: Please explain how System Verilog can improve

- Designs efficiency
- Design/Verification communication

Designs efficiency

- Need to code for reuse and **higher abstraction**
- Need more efficient coding constructs with **native language support**

System level hardware design/verification languages

- Unification of both syntax and semantics with one language improves communication between design team and verification team

Q: Please explain the functions of following syntax in System Verilog and their benefits.

- Package
- Interface

a) To enable sharing a user-defined type definition across multiple modules, SystemVerilog adds **packages** to the Verilog language

b) The interface encapsulate communication **between design blocks**, and **between design and verification blocks**.

Following is a covergroup declaration.

```
covergroup final_exam @(posedge clk);
    option.per_instance = 1;
    option.at_least = 10;
    signal_0: coverpoint inf.signal_0{
        option.auto_bin_max = 32;
    }
endgroup
```

- We know that the default value of the option per_instance is 0. What is the purpose of the option per_instance?
- If inf.signal_0 is a 8-bit signal, how many bins will be created? And how many numbers will contain in one bin?

b) 8-bit Var

→ $2^8 = 256$ values

$\min(32, 256) = 32$ bins

$256 / 32 = 8 / \text{bin}$

a) **per_instance(0):** 是否會儲存 coverage 之 information, default=0

- Keeps track of coverage for each instance when it is set true

Please explain what is cross talk, and list at least three solutions.

✓ Crosstalk prevention – Placement solution

- Insert buffer in lines
- Upsize driver
- Congestion optimization

如果 2 signals, 其一 driving 能力較弱
就容易被其它 signals 影響, 造成其
transition time 很長




✓ Crosstalk prevention – Routing solution

- Limit length of parallel nets
- Wider routing grid
- Shield special nets


→ 調整 buffer, inverter 大小
讓每條 signals transition time 差不多

• Reduce coupling capacitance




Original placement

Optimized placement



Please describe the benefits of using wire group and interleaving on power ring.

2.2. Core Power Ring



Create power ring

- Interleaving and Wire group 更加 improve power ring 的效果

可以降低 power ring 上的電阻

	Without Wire group	With Wire group
Without Interleaving	<p>Without wire groups</p>	<p>With wire groups</p>
Interleaving	<p>Without wire groups</p>	<p>With wire groups</p>