14) LEF Technology: placement, rounting design rule,
process information for layers

Physical Macros: macro/standard cell information 和製程相関

✓ What is lef?

- Library Exchange Format (LEF)

abstract mode - LEF defines the elements of an IC process technology and associated library of cell models.

LEF file can be divide into two part: technology and physical macros

与省T諸存data大小,較快跑完APR

Standard cell / IO Pad cell LIB: timing / power/cell area information


Technology LEF Process technology: Layers, Design rule, Parasitic APR technology: Site, Rounting pitch, default direction, Via rule

Cell Library LEF

Define physical data for: standard cell, IIO pads, MEM, 其它hard macros Define abstract shape

#2018 Spring

- 1. [15%] Please answer the following questions:
 - [3%] Please explain CDC.
 - [8%] In order to solve CDC problem, you need to use Synchronizer with XOR. Please draw the "2-stage Synchronizer with XOR" with Flip-Flop and XOR.
 - c. [4%] And if we use 1-stage Synchronizer with XOR, what problem may occur?
- Because different blocks require different clock period, some blocks need long clock period to operate, but others only do simple work. If we all use long clock period, it will cause the performance to be poor. So that's why we need to use clock domain crossing.




若只使用1stage,易產生亞穩能使電路工作異常

- 2. [3%] Describe 3 different Voltage Scaling Strategies (SVS, MVS, DVFS).
- Static Voltage Scaling (SVS):
 - Different blocks or subsystems are given different, fixed supply voltages.
- Multi-level Voltage Scaling (MVS):
 - A block or subsystem is switched between two or more voltage levels.
 - Only a few, fixed, discrete levels are supported for different operating modes. 真市能源教 V dd (自由度 較 1色)
- Dynamic Voltage and Frequency Scaling (DVFS):
 - An extension of MVS where a larger number of voltage levels are dynamically switched to follow changing workloads.

- 3. [2%] What problems might occur when 2 power domains at different voltage levels are connected together (list one)? And how to solve it?
- > Connecting 2 power domains at different voltage levels can cause design issues 前一級语言,下一級 Gate可能模式
 - Timing inaccuracy
 - Signals are not propagated

4. [10%] In Dynamic Clock Gating Technique, And-gating and Or-gating both suffer from glitch problem. Please draw the glitch-free Dynamic Clock Gating block diagram with input signals: clock, awake(sleep) and output signal: G_clk_and(G_clk_or) [6%] and their waveform (please also draw glitch in awake(sleep) signal and explain how the problem can be avoided?
[4%]



5. [10%] Please answer the following questions:

G clock and

- a. [5%] Please briefly describe IR drop.
- [5%] Please briefly describe the way to prevent IR drop.

花中 Latch 震掉

#2017 Fall (10)

ナ可治華免 glitch


- [6%] Why we need library characterization? (one reason)
- 6)我們需要知道製程上的一些特性, 中o timing, 寄生電阻, 電客等, 才自己在simulation时知道接近真實的情况
 - [10%] Please explain the following:
 - a. [4%] What is the usage of Halo in floorplan
 - [3%] What is Metal migration
 - c. [3%] What is Antenna effect
- 7)(a) 設置Halo可以選免rounting 或就置standard cell 時,與IP太渦接近 2夏致問題發生
 - (b) 中巴POWER TEPAd +立至J Core ※Consider中中果用自分加电标/太新四,7旦霉起車交大的電流 中Power issue 電子和權,時間久線可能感的小手の其它無疑
 - Metal migration (also known as electro-migration) 発在したと う 調整 power line大小
 - Under high currents, electron collisions with metal grains cause the metal to move. The metal wire may be open circuit or short circuit.
 - Prevention: sizing power supply lines to ensure that the chip does not fail
 - Experience: make current density of power ring < 1mA/µm

[6%] List three of Signal Integrity (SI) Issue

O Crosstalk

- 3 Leakage
- 2 Supply / Propagated noise & Overshoot, undershoot

[4%] List two routing method to prevent Signal Integrity (SI) Issue



Input

output



(input and output are all one bit signal)

```
module TESTBED;

reg clock;

INF inf(systemclock);

PATTERN test(.clk(clock) , .inf(inf.PATTERN));

ALU dut(.clk(clock) , .inf(inf.DESIGN));

endmodule
```

Above figure is the I/O port for the ALU design and the module TESTBED.

You need to declare and finish the interface content used in the TESTBED module .

Interface;

endinterface

```
interface INF (Input 6/t clk);

logic clk, A, B, C, D, E;

modport PATTERN (

input D, E,

output A, B, C;

);

modport DESIGN (

input A, B, C,

output D, E;

);

endinterface;
```

```
11. [8%] Please answer the following questions:
```

```
covergroup test @(posedge clk);

option.per_instance = 1;

option.at_least = 100;

coverpoint inf.signal_0{

    bins signal_0 [] = {[0:4] => [0:4]);

}

signal1:coverpoint inf.signal_1{

    bins signal_1 = 1;

}

coverpoint inf.signal_2{

    option.auto_bin_max = 16;

}

signal3:coverpoint inf.signal_3{

    bins s3_0 = 0;

    bins s3_1 = 1;

    bins s3_2 = 2;

}
```

cross signal1, signal3;

endgroup

Above is a covergroup declaration.

a. [4%] If signal_2 is a 10 bits signal, how many numbers will contain in one bin?
 b. [4%] In what condition that this covergroup will achieve 100% coverage?
 (you need to write down each condition clearly)

a) 2'' = [024 Value] [024/16=64 #]

- b) ① inf. signal-0 0~4 → 0~4 每紅100次
 - @ inf. signal-1

(00=/

3 inf. signal_2

在每個的中都要達成100次

- ⑤ 图图图各连100次

12. [9%] Nondeterminnistic constant is very useful during formal testing. Please use this concept to declare a 4 bits signal DVAL and write an assertion to check if data comes in the fifo, eventually must come out .

(the input of fifo is data_in and output of fifo is data_out , they are also 4 bits)

Qddr总经华目前至10月月7

Assertion1: assertion property (@(posedge clk));

#2019 FALL

- Q: Please explain how System Verilog can improve
 - a. Designs efficiency
 - b. Design/Verification communication

Designs efficiency

- Need to code for reuse and higher abstraction
- Need more efficient coding constructs with native language support

System level hardware design/verification languages

- Unification of both syntax and semantics with one language improves communication between design team and verification team
- Q: Please explain the functions of following syntax in System Verilog and their benefits.
 - a. Package
 - b. Interface
- () To enable sharing a user-defined type definition across multiple modules, SystemVerilog adds packages to the Verilog language
- The interface encapsulate communication between design blocks, and between design and verification blocks.

```
Following is a covergroup declaration.
            covergroup final exam @(posedge clk);
                option.per_instance = 1;
                option.at_least = 10;
                signal_0: coverpoint inf.signal_0{
                     option.auto_bin_max = 32;
            endgroup
a. We know that the default value of the option per_instance is 0. What is the
```

- purpose of the option per instance?
- b. If inf.signal_0 is a 8-bit signal, how many bins will be created? And how many numbers will contain in one bin?

b) 8-bit Var

$$+ 2^{8} = 256 \text{ Values}$$

 $\min(32,256) = 32 \text{ bins}$
 $256/32 = 8/\text{bin}$

Keeps track of coverage for each instance when it is set true