
2017 Spring

- 2. [15%] Please answer the following questions:
 - a. [5%] Please explain metastability briefly
 - b. [5%] What is the functionality of adding XOR gates in traditional synchronizer?
 - c. [5%] Complete the waveform below #2017 fall (2)(c)
- 2) (A)
 The (unstable status due to non-ideal data transition) is called metastability. Signals 事態時,中果有 Violation情況發生, Signals 就會有不穩定的形式況 ラ Metastability
 - ✓ To avoid this phenomenon, we have to ensure no data transition during setup/hold timing check.
 - ✓ However, CDC designs will inevitably face this problem.



(b) 否能7条新台的pulse可在下T固clock domain产皮catch至1

- 3. [5%] Please list 3 methods to reduce the dynamic power and briefly explain them. He was 150
- 4. [10%] Please answer the following questions:
 - a. [5%] How to avoid glitch when we apply clock gating method
 - b. [5%] Which one can consume less power when we apply clock-gating, AND-gate or OR-gate? why? # 2017 FALL (3)
- 3) ①降化 VDD:可以完成少充款電電管時的Power
 - ② B年1℃5witching probability: 花文電子 → power J
 - ③ 家女NMOS, PMOS同时的时时间:可以减少 Short circuit power

市(講義上鳥町)

sleep mode

> (shut down power to block of logic)


- Power Gating 2 power mode: A low power mode / active mode
- RTL and Architecture Design Techniques pipeline (地力oregister)
- Clock gating

> turn off the unused register > reduce the clock switching power

y parallel [cycle + 2 cycle frequency : 成半, delay 続質髪, Vdd可り

→増加電管,減か power supply 4)(a)

在可旨是资生glitch by signal 力D上 latch, 讓原本會發生glitch的情 现, 鲁被Latch 搭注 声不 看有 glitch latch: enable + 義 Data 涌流; disable → 其植在政績





- [10%] List one enhancement in design and verification using SystemVerilog, respectively. Moreover, briefly explain what the corresponding advantage is. (Assertion is excluded)
- [10%] Please explain the difference between structure and packed structure.
- Design: logic Verification: rando


関内容


[5%] Please explain the difference between functional coverage and code coverage.

[5%] Calculate the coverage of the whole design, the coverage of coverpoints or cross is specified as the following figure.









Code coverage: 有衣皮季九ララ 2 code 比何了, ex 程式碼 中每個的水是香缸有水皮 幸丸于到,下SM的每個state 是古都有走场…等

Functional coverage


- Possible to represent all meaningful design functionality
- Implements the verification plan what needs to be verified
- Noise-free nothing is don't-care
- Requires planning, coding, and debug
- May be incomplete due to human error


Code coverage

- Easy to generate automatically
- Guaranteed to be structurally complete not prone to human error
- Standard models capture much of the meaningful behavior of the design
- May not capture all meaningful design functionality
- Can be noisy "don't-care" or duplicate covers

ex. detaylt 但永遠打不到!

- [5%] Please explain the difference between immediate assertions and concurrent assertions. 10. [5%] How can assertions help us in building verification environment? (1) Immediate assertions test for a condition at the current 三南足某作车件下, check current time statement is executing 的行為 over multiple clock cycles 用来测接下来Cycles bit一系列情況 Test for a sequence of events spread over multiple 棕鱼一字串的污渍 clock cycles SystemVerilog assertions have several advantages Concise syntax 三五三七四=教 Ignore by synthesis Can be disabled Can have severity level 紫重性可分学級 [5%] Please draw the waveform to explain the following two assertions. (4) (D) property next reql; 在 其中一個為 | @(negedge inf.clk) inf.done === 1 |-> ##[1:3] inf.req == 1; endproperty property next req2; 在 其中一個為 | infireg -@(negedge inf.clk) inf.done === 1 |=> ##[1:3] inf.req == 1; endproperty 12. [5%] How to prevent crosstalk by using placement solution and routing solution separately? 13. [5%] Please simply describe what's antenna effect? #2017 FALL(12) 14. [5%] Please simply describe what LEF and LIB library contain? 15. [5%] Describe the difference of Technology LEF file and Cell library LEF file. Crosstalk prevention – Placement solution routin - Insert buffer in lines 中D果2signals,其一driving能力較弱 Upsize driver 京北容易被其它signals是繼,造成其 transition time很長 Congestion optimization ✔ Crosstalk prevention - Routing solution > 調整 buffer, inverter大小 Limit length of parallel nets 寰海探 signals transition time差不多 Wider routing grid Shield special nets Reduce coupling capacitance Slew Balancing Original Optimized
- time 某個時間奏的 condition 是否 hit A test of an expression when the moment the
- ✓ Concurrent assertions test for a sequence of events





14) LEF Technology: placement, rounting design rule, 東野洋業相関 process information for layers

Physical Macros: macro/standard cell information

✓ What is lef?

間略的 layout, in APR 完成結果

- Library Exchange Format (LEF) 与紀錄每個 cell 幻圖形 info. ex. Io pin,

abstract model

- LEF defines the elements of an IC process technology and associated library of cell models.

LEF file can be divide into two part: technology and physical macros

⇒省T諸存 data大小, 東京快跑完APR

LIB: Standard cell / IO Pad cell
timing / power/cell area information


Technology LEF Process technology: Layers, Design rule, Parasitic APR technology: Site, Rounting pitch, default direction, Via rule

Cell Library LEF

Define physical data for: standard cell, IIO pads, MEM, 其它hard macros Define abstract shape

#2018 Spring

- 1. [15%] Please answer the following questions:
 - a. [3%] Please explain CDC.
 - [8%] In order to solve CDC problem, you need to use Synchronizer with XOR. Please draw the "2-stage Synchronizer with XOR" with Flip-Flop and XOR.
 - c. [4%] And if we use 1-stage Synchronizer with XOR, what problem may occur?
- () (a) Because different blocks require different clock period, some blocks need long clock period to operate, but others only do simple work. If we all use long clock period, it will cause the performance to be poor. So that's why we need to use clock domain crossing.



(c) 若只使用1stage,易產生亞穩態使電路工作異常