HW#1 Real-time Analysis of a HW-SW Platform



Chun-Jen Tsai National Chiao Tung University 10/07/2022

profiling: criminal profiling

Homework Goal

. Berkley: analyze H.W


- ☐ In this homework, you will add profiling hardware to the Aquila core to analyze the program execution behavior
- □ CoreMark benchmark will be used as the target
 - You will learn how to profile a program on the real platform
 - You will also learn how to use Xilinx Integrated Logic Analyzer (ILA) for real-time debugging
- □ Deadline: 10/20, 17:00
 - Upload your source code and a two-page report to E3
 - The TAs will set up a schedule for you to demo

Core Mark is a synthetic bonchmark, better than Dhrystore. But still has its problems.


Le precolate the instructions proportion -- and described barchmark.

Synthesis-Execution Flow


- □ To run the HW-SW system on an FPGA, you must:
 - Generate the HW bit file
 - Power on the Arty board
 - Use a terminal program to connect to the FPGA via UART
 - Program the FPGA
 - Send an ELF program to the FPGA via UART
 - Wait for the program to execute and print results



Synthesize the Aquila SoC




Program The FPGA



Select the BIT File for Programming


- □ If circuit synthesis is done, a soc_top.bit file will be under aquila mpd/aquila mpd.runs/impl 1/:
 - Usually, Vivado will automatically select the file for you, but occasionally, the file browser pop up empty




Terminal Settings (1/2)

- □ You can install the TeraTerm[†] on Windows, or
 GTKTerm on Linux to talk to the Aquila SoC in FPGA
 - It is better not to use "minicom" on Linux
- □ Pick the right COM port and set the UART parameters:

For Windows, check the device manager:






Terminal Settings (2/2)


□ For Linux, use "sudo dmesg" to see the Arty devices:

```
[2064339.294090] usb 1-7: Product: Digilent USB Device
[2064339.294091] usb 1-7: Manufacturer: Digilent
[2064339.294092] usb 1-7: SerialNumber: 210319A8C7F1
[2064339.297789] ftdi_sio 1-7:1.0: FTDI USB Serial Device converter detected
[2064339.297801] usb 1-7: Detected FT2232H
[2064339.297928] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB0
[2064339.299920] ftdi_sio 1-7:1.1: FTDI USB Serial Device converter detected
[2064339.299928] usb 1-7: Detected FT2232H
[2064339.300026] usb 1-7: FTDI USB Serial Device converter now attached to ttyUSB1
```

□ GTKTerm configuration:




Arty serial port device.



Run an Executable on Windows

 Once FPGA is programmed, a message is displayed on the terminal window:



Run an Executable on Linux

□ Under Linux, you can send an ebf file to Arty using the command: \$ cat dhry.ebf > /dev/ttyUSB1

			GTKTerm - /de	v/ttyUS	B1 11520	0-8-N-1				-		0
File Edit	Log	Configuration	Control signals	View	Help							
******* ** ** *** Choose T BTN0: Pr BTN1: 'C BTN2: SC	****** Avn LED ****** ***** Task: rint P Cylon' crolli	******** et/Digilen s and swit ******	play.	***** uation emons	****** n Board tration ******	*****	** **					
The Aqui	ila So	C is ready	, EISL@NCTU to go. o be sent f	100 RESTRICTION				====				
/dev/ttyU	JSB1 115	5200-8-N-1					DTR	RTS	CTS	CD	DSR	Ri


Dhrystone Result

□ Send dhry.elf to Aquila and you will see:

```
COM5:115200baud - Tera Term VT
File Edit Setup Control Window Help
       should be: DHRYSTONE PROGRAM, SOME STRING
Int 1 Loc:
       should be:
Int 2 Loc:
       should be: 13
Int 3 Loc:
       should be: 7
Enum Loc:
       should be: 1
Str 1 Loc:
              DHRYSTONE PROGRAM, 1'ST STRING
       should be: DHRYSTONE PROGRAM, 1'ST STRING
Str 2 Loc: DHRYSTONE PROGRAM, 2'ND STRING
       should be: DHRYSTONE PROGRAM, 2'ND STRING
It tooks 13.66 seconds.
Microseconds for one run through Dhrystone: 13.656008
Dhrystones per Second:
                                           73227.8
VAX MIPS:
                                           41.7
DMIPS/Mhz:
                                           1.0
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...
```

Analyze the Execution of Aquila SoC

- □ To analyze the behavior of Aquila, you can use a RTL simulator or the Integrated Logic Analyzer (ILA)
- ☐ The problem with a RTL simulator
 - Simulation of the execution of a program is very slow
 - On-chip memory must be initialized with the program
- □ Real-time ILA circuit probing:
 - Embed signal probes into your circuit
 - Set a trigger condition to capture signal traces to on-chip RAM
 - Perform a post-mortem analysis on a PC afterwards



CoreMark

□ For this homework, we will use CoreMark as the target application:

```
COM5:115200baud - Tera Term VT
File Edit Setup Control Window Help
Program entry point at 0x33C4, size = 0x7B28.
coremark initializing ... executing, wait about 10 seconds ...
2K performance run parameters for coremark.
CoreMark Size : 666
Total ticks
               : 12738524
Total time (secs): 12.738524
Iterations/Sec : 86.352234
Iterations
               : 1100
Compiler version : GCC10.2.0
Compiler flags : -O2 -DITERATIONS=0 -DUSE CLOCK=1
Memory location : HEAP
seedcrc
               : 0x0000e9f5
[0]crclist
               : 0x0000e714
[0]crcmatrix : 0x00001fd7
[0]crcstate
               : 0x00008e3a
               : 0x000033ff
Correct operation validated. See README.md for run and reporting rules.
CoreMark 1.0 : 86.352234 / GCC10.2.0 -02 -DITERATIONS=0 -DUSE CLOCK=1 / HEAP
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...
```

Profiling a Program for Optimization

- □ Often, 80% of the program execution time resides in 20% of the code → how do you find the hotspots?
- □ An easy way is to use a software profiler to do:
 - Sampling-based hot spot analysis
 - Insert a timer interrupt service routine (ISR) into your program
 - Interrupt the processor at a fixed frequency, say, 100 Hz, and the ISR collects samples of the PC during execution
 - The PC samples are used to estimate the time spent in a function
 - Counter-based call analysis
 - Insert counter code into every function
 - Record the caller and calling frequency

Example: Profiling on PC

□ In real Linux, GCC can be used to profile a program:

```
$ gcc -02 -pg my_prog.c -o my_prof
$ ./my_prog
$ gprof ./my_prog gmon.out > profile.txt
```

- A program compiled with the -pg flag will have profiling code inserted into the program
- When executed, the profiling code will collect runtime information and store it to the binary file gmon.out
- The command gprof can convert gmon.out to a text file
- Note that under Windows Subsystem for Linux 1.0, gprof only provide call analysis, not hotspot analysis


The Profile of CoreMark

☐ On Linux64 PC, profile.txt looks like:

```
Flat profile:
Each sample counts as 0.01 seconds.
      cumulative
                      self
                                        self
                                              total
         seconds seconds calls us/call us/call
 time
                                                        name
         2.71 2.71 1022220 2.66 10.14
 25.75
                                                        core bench list
25.37 5.39 2.67 105288660 0.03 0.03 core_list_find
11.21 6.57 1.18 2044440 0.58 0.58 matrix mul matrix
                                                        matrix mul matrix bitextract
                         Call graph (explanation follows)
granularity: each sample hit covers 2 byte(s) for 0.09% of 10.55 seconds
index % time self children called
                                                        name
                                                  <spontaneous>
       98.5 0.02 10.37
[1]
                                                           iterate [1]
               2.71 7.65 1022220/1022220
                                                   core bench list [2]
               0.01 0.00 1022220/149244120
                                                            crcu16 [12]
```

☐ You can use gprof2dot.py + graphviz, to draw a call-graph from profile.txt:

```
$ gprof2dot.py profile.txt | dot -Tsvg -o coremark.svg
```



Limitations of Software Profiler

- May not be available on the target platform
 - GCC+Newlib has no built-in profiling facility
- ☐ Timer interrupts can be obtrusive to the program, especially when the program has its own ISR
 - Storing profiling data in memory can be expensive
- Recursive functions can not be profiled properly
 - Need better granularity
- Do not differentiate between computations and memory/device accesses

Profiling Using CPU Hardware

- □ Since we can modify the hardware code of the CPU, can we design a CPU that profile a program during execution automatically?
- □ To count the execution cycles inside a function we can design a hardware counter that check if PC is in a function every clock cycles
 - The starting address and the length of a function is in the *.map file from the compiler
 - We can further analyze that, for a particular function, the ratio of computation cycles versus memory cycles
 - Note, you must take into account the stall cycles

Your Homework

- □ Add HW code to Aquila such that it can collect the runtime profiling data for the five hotspots in page 20
 - You should also count the total CPU cycles and compute the CPU ratio of each function
 - You should calculate the ratio of computation versus memory cycles for each function
- □ Write a 2-page double-column report[†]:
 - Discuss what you have done to collect runtime statistics
 - How do you input the function address data into Aquila SoC?
 - What you have learned based on the runtime statistics you have collected

Comments on Report Grading

- ☐ Your report will be graded using the following points:
 - Organization and writing style (25%)
 - The design of your profiling mechanism (25%)
 - Discussions on the profiling results (30%)
 - Comparison of the result to that on a PC
 - What you can say about the computation vs. memory cycles
 - What you can say about the stall cycles
 - Discussions on how to improve Aquila (20%)




Real-Time Probing Using Vivado

- □ Full-system simulations for complex logic and software behaviors would take too much time; and real devices are difficult to simulate
- ☐ In the good old days, for real-time debugging of a digital circuit, we use a logic analyzer for the job


Smuleon pass but. realthe duesn't,

1. timing violation 2. multidrive-net. 3. latch



Vivado Integrated Logic Analyzer

□ Vivado Integrated Logic Analyzer (ILA) is an IP that can be integrated into the hardware platform so that some signals in the user IP's can be intercepted and saved in a trace file for analysis



Debug Your Circuit in Real-Time

- ☐ To debug your logic in real-time, you must "mark" the signals for debugging with one of the three methods:
 - Using the "synthesis attribute" syntax in Verilog-2001
 - Using the Vivado GUI IDE
 - Using the TCL command console (we don't use TCL here)
- ☐ After marking the signals, you must set up the debug wizard so that ILA can capture the signals at runtime
- □ Do not mark the system clock. The waveform viewer has tick markers.

Mark Debug Signals Using Verilog

□ In Verilog-2001, you can set the synthesis attributes of a signal, for example:


```
(* mark_debug = "true" *) wire my_signal
```

This will turn on the "debug" attribute of my_signal.

- ☐ In Vivado, if your logic has signals with the debug attribute enabled, then:
 - The signals will not be "optimized-out" by the logic synthesizer, unless the signal is void
 - Vivado will insert an ILA IP into the synthesized design to monitor and capture these signals at runtime


Mark Debug Signals Using GUI

□ To debug a circuit, open the synthesized design:




Set Up the Debug Wizard

□ Open the "Set Up Debug" wizard:




Double-Check Nets to Be Debugged

- ☐ You can add any missing signals in this dialog box
 - Some signals in your Verilog code may be optimized out!




Modify Trigger Options

☐ You can check both the "Capture control" and the "Advanced trigger" boxes



Save the New Debug Constraints




Program the FPGA for ILA

- □ After generating the bit file, we can program the FPGA
- □ Once you hit the "program device" menu item, you will see that an extra ILA configuration file is selected:




The Hardware Manager with ILA View




Setting a Trigger

- □ A trigger is a signal condition that tells the ILA to begin capturing waveforms
- □ Set the trigger condition
 - The instruction address is code_addr_o[31:0] in core top.v
 - If the main() is at 0x1088, we trigger the ILA when code addr o[16:2] equals 0x422.




Capturing the Signals

□ Now, you can activate the ILA, then send a program from the UART to FPGA to capture the waveform



Analyze the Captured Waveform



Store a Trigger Value in Registers

- □ In ILA, you can see waveforms of registers easily, but not so easy to check C variables
- □ You can use inline assembly code to store a variable into a register so the ILA can display its value:
 - Can be used to set a trigger point!
 - Note, the local variable is assumed to be stored in a register

```
int var1 = 123;

void main()
{
   int var2 = 456;

   /* Save a global variable to register t1 */
   asm volatile ("lui t0, %hi(var1)");
   asm volatile ("lw t1, %lo(var1)(t0)");

   /* Save a local variable to register t1 */
   asm volatile ("addi t1, %1, 0" : "=r"(var2) : "r"(var2));
}
```