HW#5 Domain-Specific Accelerator




Chun-Jen Tsai NYCU 12/23/2022

Homework Goal


- ☐ In this homework, you will integrate a domain-specific accelerator (DSA) to Aquila
- □ Your tasks:
 - You will integrate an accelerator IP into the Aquila SoC
 - An floating-point inner product IP will be used as an example here, but you are free to propose your own DSA
- □ You should upload your report to E3 by 1/8, 23:55.

Xilinx IP Catalog




How to Add and IP into Aquila SoC

□ As an example, we will use the AXI4 UART Lite IP to replace the default uart.v used in the Aquila SoC



Configure the IP

□ As soon as you inserted the IP, a pop-up dialog shows for you to configure the IP:



Instantiation of the IP in Aquila

□ Now, you can instantiate an axi uartlite 0:

```
axi uartlite 0 UART Controller (
   ^{-}// AXI interface ports.
    .s axi aclk(clk),
    .s axi aresetn(~rst),
    .s axi awaddr (axi awaddr),
    .s axi awvalid (axī awvalid),
    .s axi awready (axi awready),
    .s axi wdata(dev dīn),
    .s axi wstrb(dev be),
    .s axi wvalid(axī wvalid),
    .s axi wreadv(axi wreadv),
    .s axi bresp (axi bresp),
    .s axi bvalid (axī bvalid),
    .s axi bready (axi bready),
    .s axi araddr(axi araddr),
    .s axi arvalid (axī arvalid),
    .s axi arready (axi arready),
    .s axi rdata (axi rdata),
    .s axi rresp (axi rresp),
    .s axi rvalid(axi rvalid),
    .s axi rready (axi rready),
    // device-specific interface ports.
    .interrupt(uart interrupt),
    .rx(uart rx),
    .tx(uart tx)
);
                      New AXI UART controller instance.
```

```
uart #(.BAUD(`SOC_CLK/`BAUD_RATE))
UART(
    .clk(clk),
    .rst(rst),

.EN(dev_strobe & uart_sel),
    .ADDR(dev_addr[3:2]),
    .WR(dev_we),
    .BE(dev_be),
    .DATAI(dev_din),
    .DATAO(uart_dout),
    .READY(uart_ready),

.RXD(uart_rx),
    .TXD(uart_tx)
);

Old UART controller instance.
```

The Aquila Device Interface

☐ The Aquila core uses a simple memory-mapped I/O interface to talk to the external devices:

```
aquila top Aquila SoC
    .clk i(clk), .rst i(rst), .base addr i(32'b0),
    // External instruction memory ports.
    .M IMEM strobe o (IMEM strobe),
    .M IMEM data i (IMEM data),
    // External data memory ports.
    .M DMEM strobe o (DMEM strobe),
    .M DMEM data i (DMEM rd data),
    // I/O device ports.
    .M DEVICE strobe o (dev strobe), // Issue read/write requests.
    .M DEVICE addr o (dev addr), // Target device address.
    .M_DEVICE_rw_o(dev_we), // Read or write?
.M_DEVICE_byte_enable_o(dev_be), // Byte-select signal.
    .M DEVICE data o (dev din), // Data input to the device.
    .M DEVICE data ready_i (dev_ready), // Is device ready?
    .M DEVICE data i (dev dout) // Data output from the device.
```

Bridging the IP Interface

- Most IPs in the Xilinx IP Catalog use the AXI bus interfaces to communicate with other IPs:
 - AXI
 - Full bus: enable both burst and single-beat data transfer
 - Lite bus: enable single-beat data transfer
 - AXI Stream: enable burst-only data transfer
- □ We must convert the Aquila interface bus signals to the AXI bus signals for IP integration
 - A core2axi_if.v is available on E3 as an example of such bus bridge
 - core2axi if only converts Aquila interface to AXI Lite bus

Core2AXI Module

```
module core2axi if #( parameter XLEN = 32, parameter AXI ADDR LEN = 8)
    input
                         clk i,
                         rst i,
    input
    // Aguila M DEVICE master interface signals.
    input
                          S DEVICE strobe i,
    input [XLEN-1: 0]
                         S DEVICE addr i,
    input
                          S DEVICE rw i,
    input [XLEN/8-1: 0] S DEVICE byte enable i,
                         S DEVICE data i,
    input [XLEN-1 : 0]
                          S DEVICE data ready o,
    output
   output [XLEN-1: 0] S DEVICE data o,
    // Converted AXI master interface signals.
    output reg [AXI ADDR LEN-1:0] m axi awaddr, // Master write address signals.
    output rea
                                 m axi awvalid, // Master write addr/ctrl is valid.
    input
                                 m axi awready, // Slave ready for write command.
    output [XLEN-1 : 0]
                                 m axi wdata, // Master write data signals.
    output [XLEN/8 - 1 : 0]
                                 m axi wstrb, // Master byte select signals.
    output reg
                                 m axi wvalid, // Master write data is valid.
    input
                                 m axi wready, // Slave ready to receive write data.
    input [1 : 0]
                                 m_axi_bresp, // Slave write-op response signal.
                                 m axi bvalid, // Slave write-op response is valid.
    input
                                 m axi bready, // Master ready for write response.
    output reg
    output reg [AXI ADDR LEN-1:0] m axi araddr, // Master read address signals.
    output req
                                 m axi arvalid, // Master read addr/ctrl is valid.
                                 m axi arready, // Slave is ready for read command.
    input
                                 m axi rdata, // Slave read data signals.
    input [XLEN - 1 : 0]
    input [1 : 0]
                                 m_axi_rresp, // Slave read-op response signal
    input
                                 m axi rvalid, // Slave read response is valid.
                                 m axi rready
    output req
                                                // Master ready for read response.
);
```

Create a Workspace Using AXI UART

- ☐ Use the aquila dram workspace as a starting point
- □ Download soc top.v and core2axi if.v from E3
 - Repalce the old soc top.v by the new one
 - Add core2axi_if.v to the source tree
- ☐ Insert the AXI UART Lite IP as shown in previous slides
- Now, you can build the bitstream and test your workspace

Suggested DSA

□ For AI computing using convolutional neural network (CNN), the most crucial operation is inner-product:


$$\sum_{i=1}^{n} c_i x_i$$

- □ Since Aquila has no floating-point hardware, computing inner-product using soft-fp is expensive
- □ Use AXI Floating-Point IP to accelerate inner-product
 - The IP is design to perform a sequence of FP computations

AXI Floating-Point IP Interface

☐ The IP is designed to handle a sequence of floating-point operations:

Result stream




12/20

For HW#5

- □ Write a C code to compute the inner product
 - Generate two vectors of random floating point numbers
 - Set the vector length n to 8, 64, 128, ... etc.
 - Compute and print the inner-product
- □ Integrate the AXI Floating-Point IP into Aquila, and design an logic to feed the two vectors to the IP to compute the inner-product
- Compare the performance between the C and the HW implementations

Interface between Aquila and HW FP

□ You can use the blocking mode interface of the AXI FP module, or design a logic to feed data into the FP HW to use the non-blocking mode interface



Comments on the Homework

- ☐ The key point of this homework is to learn how to integrate an AXI accelerator to speed up computations
- □ For the HW FP system, the bottleneck is in the feeding of data streams to the AXI FP IP
 - You should measure the time spent on data feeding and the time spent for computations separately
- □ You only need to write a detail report for this HW; there will be no demo
- □ You still need to upload your code to E3
 - TA will build and make sure your code actually runs