HW#0 Simulation of a HW-SW Platform



Chun-Jen Tsai National Yang Ming Chiao Tung University 09/16/2022

Homework Goal

- □ In this homework, you will learn how to simulate a HW-SW system using a waveform simulator
 - You must know how to trace the execution of a program (Dhrystone) at circuit level
- □ Based on your analysis using HW-SW co-simulation, you can optimize the standard library to increase speed
- ☐ This homework is just for practice, there is no deadline

Target Technology of the Aquila SoC

- ☐ The RTL model of the Aquila core is written in Verilog
 - 30 files, 10,043 lines of code
 - verified using two FGPAs from AMD/Xilinx: Kintex XC7K325T and Artix XC7A100T
- ☐ To develop a HW-SW system using Aquila SoC, you must install Xilinx Vivado an RISC-V GCC


AMD/Xilinx EDA Tools

- □ Xilinx has EDA tools for SW-HW system design
 - Vitis (for both HW/SW design)
 - Software IDE (only for ARM and Microblaze processors)
 - High-Level Synthesis (HLS) HW design using C/C++
 - Support Xilinx FPGA & AI chips
 - Rely on Vivado for FPGA HW implementation
 - Vivado (for HW design only)
 - HW design using Verilog or VHDL
- □ In this course, we use Vivado for HW design, and command-line GCC for SW design


Install Your Vivado Design Suite

- □ You can download the installer for Windows or Linux:
 - https://www.xilinx.com/support/download.html
 - The website calls it "Vivado ML 2022.1"
 - MacOS is not supported by AMD/Xilinx!
- □ The installation requires at least 120+ GiB of disk space, depending on the FPGA devices you selected
 - You must register a free Xilinx account before installation
 - Please install the Vivado standard version
 - For this course, we only need Artix-7 FPGA support


Vivado Installation Guide (1/3)



Vivado Installation Guide (2/3)




Vivado Installation Guide (3/3)



Installation of Arty Board Definitions

- ☐ Install the Arty board file:
 - Go to https://github.com/Digilent/vivado-boards, download the directory arty-a7-100/*



- Make a directory Digilent/ under <INST_DIR>/Vivado/2022.1/ data/xhub/boards/XilinxBoardStore/boards/
- Put arty-a7-100/* under Digilent/

^{† &}lt;INST_DIR> is the directory of your Vivado installation.

Creation of an Aquila SoC Workspace

- □ Download aquila build.zip from E3
 - It contains a TCL script that generates the Aquila workspace

```
aquila_build -+- src/
|
+-- build.tcl
```

□ Unzip the package to a local directory, type the following command under a Windows command prompt:

```
C:\<INST_DIR>\Vivado\2022.1\bin\vivado.bat -mode batch -source build.tcl
```

Or, if you use Linux, under bash prompt:

```
<INST_DIR>/Vivado/2022.1/bin/vivado -mode batch -source build.tcl
```


The generated workspace will be in ./aquila_mpd/.

Open the Workspace

- □ Under Windows, just double-click the file aquila_mpd.xpr
- □ Under Linux bash, just type the command:

<INST_DIR>/Vivado/2022.1/bin/vivado aquila_mpd.xpr

Overview of the Aquila Workspace



Installation of the SW Toolchain

- □ RISC-V GCC 32-bit are used for software development
 - Generic ELF/Newlib version should be used
 - You can download RISC-V gcc v10.2 for Linux[†] from the link: https://www.cs.nctu.edu.tw/~cjtsai/download/riscv32_gcc.tgz
 Untar it under /opt of your Linux and add /opt/riscv/bin to your command path.
- ☐ You can also build the latest GCC version by yourself:
 - Follow the instruction at:
 https://github.com/riscv/riscv-gnu-toolchain
 - Note: the configuration parameters you should use are:

```
--with-arch=rv32ima --with-abi=ilp32
```

[†] If you use Windows, you can install WSL to use the toolchain.

Sample Software

☐ The sample software source tree for HW#0:

```
aquila_sw -+- uartboot/ → A boot code that loads ELF files
+- elibc/ → A small "unoptimized" C library
+- Dhrystone/ → The ELF version of Dhrystone
+- dhryboot/ → The boot code of the Dhrystone
```

□ Download aquila_sw.tgz from E3. Unpack the file under your Linux system. You can build the software by simply typing "make" in each source directory.

Please read and understand the Makefiles!

Runtime Memory MAP

□ A typical runtime memory map:

Code (text) section

Data section (with initial values)

BSS section (Uninitialized data area)

Heap area

Stack section

These sections do not have to occupy contiguous memory areas.

The POSIX *.elf executable file format allows a non-contiguous memory layout.

 □ A liner script (*.ld) can be used to control the memory layout of an executable file

Linker Script Example

□ For initial RAM image, the linker script is as follows:

```
stack size = 0x800;
 Theap \overline{s}ize = 0x5000;
__heap_start = stack top + heap size;
MEMORY
    code ram (rx!rw) : ORIGIN = 0x00000000, LENGTH = 0x5000
    data ram (rw!x) : ORIGIN = 0x00005000, LENGTH = 0x4000
ENTRY (crt0)
           I crun time & (setting up environment)
    .text:
        libelibc.a(.text)
                                    The compiler will read the linker script
       *(.text)
                                    and generate machine codes accordingly.
    } > code ram
    .data:
        *(.data)
       *(.bss)
        *(.rodata*)
    } > data ram
    .stack : ALIGN(0x10)
         . += stack size;
         sta\overline{ck} top = .;
    } > \overline{da}ta ra\overline{m}
```

Program Binary File Formats

- ☐ In this course, we used three different program binary file format:
 - ★ .mem used for the initialization of on-chip memory
 - *.elf the standard UNIX Executable and Linkable Format
- □ To load and run an ELF file, the on-chip memory must be initialized with the uartboot.mem.
 - uartboot uses the part of the TCM to load the ELF file, so, the file cannot be larger than 64KB.
 - If DRAM is enabled, you can recompile uartboot.mem to use the DRAM as the load buffer.

Simulation Using Vivado Simulator


- ☐ In Aquila workspace, there are two top-level modules:
 - soc_top.v for circuit synthesis
 - soc_tb.v for circuit simulation
- ☐ The uartboot.mem RAM image contains a boot loader of the Aquila SoC
 - It uses the UART device to load an executable for execution
 - We do not support "simulated" loading of an executable in the the uart.v module
- □ For simulation, you must initialize the RAM with a program image, such as the dhry.mem

Selecting The TCM Initial Image


☐ The TCM is initialized in sram_dp.v:

```
module sram dp
#(parameter DATA WIDTH = 32, N ENTRIES = 1024,
  \overline{ADDRW} = \$clog2(\overline{N} ENTRIES))
                                         clk1 i,
     input
                                         en1 \overline{i},
    input
    input
                                         we1_{i}
    output reg [DATA WIDTH-1: 0] data2 o,
                                         ready\overline{2} o
    output req
);
reg [DATA WIDTH-1: 0] RAM [N ENTRIES-1: 0];
initial
begin
     $readmemh("uartboot.mem", RAM);
end
                                     Change this file to dhry.mem!
```

Run Behavioral Simulation




Vivado Simulator Window



On Simulation of printf()

- □ Note that the testbench and uart.v support the simulation of the C library printf() function
 - At circuit level, printf() sends ASCIIs to the uart module
 - In simulation mode, the uart module will sent the ASCIIs to the "Tcl Console" of Vivado
- ☐ There is a trap in uart.v such that when the ASCII code 0x03 is printed, the simulation will terminate

Simulated Results



Tracing the Execution of a Function

- □ One of the reasons that the DMIPS of Aquila is a bit low because the C library (elibc) is not optimized!
- □ For example, you can trace the execution of the strcpy() at circuit level, and analyze why the processor cannot execute the function efficiently
 - The *.objdump tells you the start address of the function
 - strcpy() begins at $0 \times 00001 f40$ in my build (gcc 10.2.0)
 - Pay attention to the stall cycles for program execution

Cross-Referencing the Assembly

- □ After you make the RAM image, there should be an *.objdump file that contains the assembly code of the compiled program
- □ To understand the assembly code, you need to know:
 - The instruction set architecture (ISA)
 - The Application Binary Interface (ABI) defined by the CPU designer

Sample Assembly Code

☐ The assembly code of the boot ROM file:

```
dhry.elf:
                       file format elf32-littleriscv
          Disassembly of section .text:
          00000000 <crt0>:
                                      addi sp, sp, -16
                          ff010113
Aquila execution
                        00112623
                                      SW
                                          ra, 12 (sp)
   begins here!
                         000062b7
                                      lui t0,0x6
                          3a22ac23
                c:
                                           sp,952(t0) # 63b8 <sp store>
                                      SW
                                     lui t0,0x6
               10:
                          000062b7
                                           sp,908(t0) # 638c <stack top>
               14:
                          38c2a103
                                     lw
               18:
                          4c5020ef
                                      jal ra,2cdc <main>
               1c:
                                     lui t0,0x6
                          000062b7
               20:
                          3b82a103
                                      lw
                                           sp,952(t0) # 63b8 <sp store>
               24:
                          00c12083
                                     lw ra, 12 (sp)
               28:
                          01010113
                                      addi sp.sp.16
               2c:
                          00008067
                                      ret
          00000030 <Proc 2>:
                      ____000097b7 lui a5,0x9
                30:
                34:
                     ae87c703 lbu a4,-1304(a5) # 8ae8 <Ch 1 Glob>
```

Dhrystone Benchmarks Issues

- ☐ There is no perfect benchmarks. For Dhrystone, it's much less than perfect[†]:
 - Too many fixed-length string operations (strcpy() and strcmp())
 - Code/data size too small to test cache performance
 - Dirty compilers that optimize for Dhrystone can achieve extra 50% higher DIMPS numbers
 - Did not take into account architecture features (e.g., RISC, VLIW, SIMD, and superscalar)
 - Code patterns do not reflect modern applications (is CPU critical for modern applications?)

Your Homework

- ☐ Get familiar with the behavior simulation of a complex HW-SW system
- □ Rewrite strcpy() and strcmp(), see if you can increase the DMIPS/MHz performance
 - A useful reference is the *Bit Twiddling Hacks*[†] from Stanford
 - You can also study other optimized standard C libraries to see how others do it
 - Don't forget to use the simulator to analyze and compare the execution of your optimized code against the original code