




Retiming

Shao-Yi Chien

Introduction (1/2)

■ Retiming

- A transformation technique used to **change the locations of delay elements** in circuit without affecting the input/output characteristics




Introduction (2/2)

■ Applications of retiming


- Reducing the clock period
- Reducing the number of registers
- Reducing the power consumption
- Logic synthesis

*Modern synthesis tool has retiming incorporated in tool-set, like pipelining.
However, designers shall have the ability to do retiming themselves, especially in higher-level designs*

Reducing the Clock Period




Critical path=3u.t.
Min. clock period=3u.t.




Critical path=2u.t.
Min. clock period=2u.t.

Reducing the Number of Registers



Number of registers: 4




Number of registers: 5



Reducing the Power Consumption

glitching inevitably happen in combinational circuits. If the comb. output happens to drive a lot of inputs. The capacitor would continuously charge/discharge, wasting power

- Placing registers at the inputs of nodes with large capacitances can reduce the switching activities at these nodes





Quantitative Description of Retiming

- Map circuit $G \rightarrow G_r$
- Retiming can be presented with $r(V)$, V is one of the nodes in the circuit

- For an edge $U \xrightarrow{e} V$

$$w_r(e) = w(e) + r(V) - r(U)$$

Destination Source


- $w(e)$: weight (delay) of the edge e in the origin circuit
- $w_r(e)$: weight of the edge e in the retimed circuit



For an edge $U \xrightarrow{e} V$

$$W_r(e) = w(e) + r(V) - r(U)$$

An Example (1/2)




$$\begin{aligned} 3 \rightarrow 2 \quad w=0 \\ \downarrow \\ 3 \rightarrow 2 \quad W_r = w + r(2) - r(3) \\ = 0 + 1 - 0 \\ = 1 \end{aligned}$$

$$\begin{aligned} 2 \rightarrow 1 \quad w=1 \\ \downarrow \\ 2 \rightarrow 1 \quad W_r = w + r(1) - r(2) \\ = 1 + 0 - 1 \\ = 0 \end{aligned}$$

Origin DFG

$$r(1) = r(2) = r(3) = r(4) = 0$$



Retimed DFG with

$$r(1)=0$$


$$r(2)=1$$

$$r(3)=0$$

$$r(4)=0$$

$r(i) + 1$: move an output register to input

An Example (2/2)



$$\begin{aligned} w_r(2 \xrightarrow{e} 1) &= w(2 \xrightarrow{e} 1) + r(1) - r(2) \\ &= 1 + 0 - 1 = 0 \end{aligned}$$

- A retiming solution is feasible if

$$w_r(e) \geq 0 \quad \forall e \in G$$

Properties of Retiming (1/2)


■ The weight of the retimed path

$p = V_0 \xrightarrow{e_0} V_1 \xrightarrow{e_1} \dots \xrightarrow{e_{k-1}} V_k$ is given by


$$w_r(p) = w(p) + r(V_k) - r(V_0) \quad \text{w(p): registers along the path.}$$

□ Prof:

$$\begin{aligned} w_r(p) &= \sum_{i=0}^{k-1} w_r(e_i) \\ &= \sum_{i=0}^{k-1} (w(e_i) + r(V_{i+1}) - r(V_i)) \\ &= \sum_{i=0}^{k-1} w(e_i) + \left(\sum_{i=0}^{k-1} r(V_{i+1}) - \sum_{i=0}^{k-1} r(V_i) \right) \\ &= w(p) + r(V_k) - r(V_0). \end{aligned}$$



Properties of Retiming (2/2)

- Retiming does not change the number of delays in a cycle 
- Retiming does not alter the iteration bound in a DFG *because it cannot change the number of delays in a cycle*
- Adding the constant value j to the retiming value of each node does not change the mapping from G to G_r

$$w_r(e) = w(e) + (r(V) + j) - (r(U) + j) = w(e) + r(V) - r(U).$$



Solving Systems of Inequalities (1/3)

- Given a set of M equalities in N variables, use **shortest path algorithm** to solve the results



Solving Systems of Inequalities (2/3)

■ Step 1: draw a constraint graph

- Draw the node i for each of the N variables r_i , $i=1,2,\dots,N$
- Draw the node $N+1$
- For each inequality $r_i - r_j \leq k$, draw the edge $j \rightarrow i$ from the node j to node i with length k
- For each node i , $i=1,2,\dots,n$, draw the edge $N+1 \rightarrow i$ from the node $N+1$ to the node i with length 0



Solving Systems of Inequalities (3/3)

- Step 2: solve using a shortest path algorithm
 - The system of inequalities has a solution if and only if the constraint graph contains no negative cycles
 - If a solution exists, one solution is where r_i is the minimum-length path from the node $N+1$ to the node i

Example


$$r_1 - r_2 \leq 0$$

$$r_3 - r_1 \leq 5$$

$$r_4 - r_1 \leq 4$$

$$r_4 - r_3 \leq -1$$

$$r_3 - r_2 \leq 2.$$



Bellman-Ford shortest path algorithm:

$$\mathbf{R}^{(6)} = \begin{matrix} \begin{matrix} \text{Source} & \text{Dest} \end{matrix} \\ \begin{bmatrix} \infty & \infty & 5 & 4 & \infty \\ 0 & \infty & 2 & 1 & \infty \\ \infty & \infty & \infty & -1 & \infty \\ \infty & \infty & \infty & \infty & \infty \\ \boxed{0} & \boxed{0} & \boxed{0} & \boxed{-1} & \infty \end{bmatrix} \end{matrix}$$

$$\longrightarrow r_1=0, r_2=0, r_3=0, r_4=-1$$



Retiming Techniques


- Cutset retiming and pipelining
- Retiming for clock period minimization
- Retiming for register minimization

Hardware Architect would like to instinctly provide retiming/pipelining solutions.
While EDA

Cutset Retiming

- A special case of retiming that only affects the weights of the edges in the cutset
- For the disconnected subgraph $G1$ and $G2$
 - Adding k delays to each edge from $G1$ to $G2$
 - Removing k delays from each edge from $G2$ to $G1$

An Example of Cutset Retiming



The register count within a circle does not change.

$K=1$


Feasibility of Cutset Retiming

- For each edge from G_1 to G_2

$$w_r(e_{1,2}) \geq 0 \Rightarrow w(e_{1,2}) + k \geq 0$$

- For each edge from G_2 to G_1


$$w_r(e_{2,1}) \geq 0 \Rightarrow w(e_{2,1}) - k \geq 0$$



$$- \min_{G_1 \xrightarrow{e} G_2} \{w(e)\} \leq k \leq \min_{G_2 \xrightarrow{e} G_1} \{w(e)\}$$

Special Case of Cutset


Retiming: Single Node Cutset




- Choose a node as a cutset
- Subtract one delay from each edge outgoing from the node
- Add one delay from each edge incident into the node

Special Case of Cutset

Retiming: Pipelining




Pipeline is actually a special case to retiming where happens in feed-forward cutset




$K=2$

Special Case: Combining with Slow-Down (1/2)


- Create N-slow version of the DFG first
 - Replace each delay element with N delays
- In an N-slow system, N-1 null operations (or 0 samples) must be interleaved after each useful signal sample to preserve the functionality




Special Case: Combining with Slow-Down (2/2)



Assume addition: 1 u.t.,
multiplication: 2 u.t.
Critical path is 105 u.t.
Minimum sample period
is 105 u.t.




2-slow version



Retimed version. The
critical path is 6 u.t. The
minimum sample period
is 12 u.t.

Example: Reduce the Critical Path of a Recursive DFG

- For the IIR filter $y(n+1) = ay(n) + bu(n)$
 $T_M = 3\text{u.t.}$, $T_A = 1\text{u.t.}$



- Critical path=? *4 u.t.*
- Iteration bound=? *$4/1 = 4$*
- Can we reduce the sampling period to 2u.t. ? *No.*



Example: Reduce the Critical Path of a Recursive DFG

■ Employ **look-ahead transformation**


- Consider more than one iterations

- $$\begin{aligned} y(n+2) &= ay(n+1) + bu(n+1) \\ &= a[ay(n)+bu(n)] + bu(n+1) \\ &= a^2y(n)+abu(n)+bu(n+1) \end{aligned}$$

Given a DFG, we cannot alter its iteration bound by any retiming techniques.
⇒ Redesign the algorithm.

Example: Reduce the Critical Path of a Recursive DFG


$$y[n+2] = a^2 y[n] + ab u[n] + bu[n+1]$$



- Critical path=? 5
- Iteration bound=? $\frac{4}{2} = 2$
- Can we reduce the sampling period to 2u.t.? $Yes.$


Example: Reduce the Critical Path of a Recursive DFG

Example of Reducing sample period to 2u.t.



- Critical path=?
- Iteration bound=?
- Can we reduce the sampling period to 2u.t.?

Remarks





Retiming for Clock Period Minimization (1/8)


- Minimum feasible clock period or critical path

$$\Phi(G) = \max\{t(p) : w(p) = 0\}.$$

- Define two quantities, $U \rightarrow V$


- Minimum number of registers of $U \rightarrow V$

$$W(U, V) = \min\{w(p) : U \xrightarrow{p} V\}$$



- Maximum computation time of $U \rightarrow V$

$$D(U, V) = \max\{t(p) : U \xrightarrow{p} V \text{ and } w(p) = W(U, V)\}$$






Retiming for Clock Period Minimization (2/8)


■ Method to compute $W(U, V)$ and $D(U, V)$

1. Let $M = t_{max}n$, where t_{max} is the maximum computation time of the nodes in G and n is the number of nodes in G .
2. Form a new graph G' which is the same as G except the edge weights are replaced by $w'(e) = Mw(e) - t(U)$ for all edges $U \xrightarrow{e} V$.
merge delay term & # regs into a term.
3. Solve the all-pairs shortest path problem on G' . Let S'_{UV} be the shortest path from U to V .
4. If $U \neq V$, then $W(U, V) = \left\lceil \frac{S'_{UV}}{M} \right\rceil$ and $D(U, V) = MW(U, V) - S'_{UV} + t(V)$. If $U = V$, then $W(U, V) = 0$ and $D(U, V) = t(U)$.

Retiming for Clock Period Minimization (3/8)



G



G'

$T_{max} = \max. \text{ comp. time of node}$
 $= 2$

$n = 4$

$M = 2 \times 4 = 8.$

Retiming for Clock Period Minimization (4/8)

Shortest path $u \rightarrow v$

$$W(U, V) = \left\lceil \frac{S'_{UV}}{m} \right\rceil$$


		dest.									
source	S'_{UV}	1	2	3	4	$W(U, V)$	1	2	3	4	
	1	12	5	7	15	1	0	1	1	2	
	2	7	12	14	22	2	1	0	2	3	
	3	5	-2	12	20	3	1	0	0	3	
	4	5	-2	12	20	4	1	0	2	0	

$D(U, V)$	1	2	3	4
1	1	4	3	3
2	2	1	4	4
3	4	3	2	6
4	4	3	6	2

$$D(1, 4) = 8 \times 2 - 15 + 2 = 3$$

$$D(U, V) = Mw(U, V) - S'_{UV} + t(V)$$

source comp. time





Retiming for Clock Period Minimization (5/8)

■ Constraints

If the desired clock period is c

1. (feasibility constraint) $r(U) - r(V) \leq w(e)$ for every edge $U \xrightarrow{e} V$ of G .
and
2. (critical path constraint) $r(U) - r(V) \leq W(U, V) - 1$ for all vertices U, V in G such that $D(U, V) > c$.

$$W_r(U, V) = W(U, V) + r(V) - r(U) \geq 1$$

the nodes in the circuit

For an edge $U \xrightarrow{e} V$ Destination Source

$$w_r(e) = w(e) + r(V) - r(U)$$

For an edge $U \xrightarrow{e} V$

$$w_r(e) = w(e) + r(V) - r(U)$$

feasibility constraint: $w_r(e) \geq 0$

$$\equiv r(U) - r(V) \leq w(e)$$



Retiming for Clock Period Minimization (6/8)

■ If $c=3$

$1 \rightarrow 3: 1D$

$$r(1) - r(3) \leq 1$$

$$r(1) - r(4) \leq 2$$

$$r(2) - r(1) \leq 1$$

$$r(3) - r(2) \leq 0$$

$$r(4) - r(2) \leq 0,$$

Feasibility constraints

$$r(1) - r(2) \leq 0$$

$$r(2) - r(3) \leq 1$$

$$r(2) - r(4) \leq 2$$


$$r(3) - r(1) \leq 0$$

$$r(3) - r(4) \leq 2$$

$$r(4) - r(1) \leq 0$$

$$r(4) - r(3) \leq 1.$$

Critical path constraints



find $D(U, V) > 3$

$$r(u) - r(v) \leq W(u, v) - 1$$

$D(U, V)$	1	2	3	4
1	1	4	3	3
2	2	1	4	4
3	4	3	2	6
4	4	3	6	2


$$r(3) - r(4) \leq W(3, 4) - 1$$

$$\leq 3 - 1 = 2$$

$W(U, V)$	1	2	3	4
1	0	1	1	2
2	1	0	2	3
3	1	0	0	3
4	1	0	2	0

Retiming for Clock Period Minimization (7/8)

Solve the inequalities by Shortest Path Algorithm



Constraint graph



$r(1)=r(2)=r(3)=r(4)=0$

How about $c=2$?

Retiming for Clock Period Minimization (8/8)

■ If $c=2$

$$r(1) - r(3) \leq 1$$

$$r(1) - r(4) \leq 2$$

$$r(2) - r(1) \leq 1$$

$$r(3) - r(2) \leq 0$$

$$r(4) - r(2) \leq 0$$

$$r(1) - r(2) \leq 0$$

$$r(1) - r(3) \leq 0$$

$$r(1) - r(4) \leq 1$$

$$r(2) - r(3) \leq 1$$

$$r(2) - r(4) \leq 2$$

$$r(3) - r(1) \leq 0$$

$$r(3) - r(2) \leq -1$$

$$r(3) - r(4) \leq 2$$


$$r(4) - r(1) \leq 0$$

$$r(4) - r(2) \leq -1$$

$$r(4) - r(3) \leq 1$$

$\swarrow c=2$
more to concern

$D(U, V)$	1	2	3	4
1	1	4	3	3
2	2	1	4	4
3	4	3	2	6
4	4	3	6	2



Feasibility constraints

Critical path constraints