

tmr_irg-i 6200 < freertos - risc - V - trap - handler >

 push entire register file into stack 6290 <test - if - asynchronous) < handle - asynchonous > ja > 4390 (VTask Switch Context) 2660 (VTask Smitch Context. part. 4)
Heary INSV <x Task Increment Ticle > A lot of MSW, causing stalls < V Application TickHook > 6584 (_clasis> empt) < v Assert Called> (processed - source > 6358 regular file from stack. LV Task Delay > Clask 2 - Flandler 7.

Afreetus-risc-V-trap-handler>
store entire register file & machine status CSR (mstates)

additional regs

load mease - cause of merrupt

load mepc - interrupt P (who

(test-if asynchronous)

skip interrupt houdle int its syndronous interrite, shown by MSB of meanse.

< hardle agrichmonous >

add and set value for mtime & mtime conp. Labor next timer interrupt

CX Tas & Increment Tick >

default: pd FALSE:
if return pd TRUE: task in ready que has higher
provity then test now, PenSV
interrupt do contag switch.

XTickland pt:

