


tmr_irq-i

6200 <freertos-risc-v-trap-handler>

1. push entire register file into stack

6290 <test-if-asynchronous>

629C <handle-asynchronous> ^{jal} → 4390 <vTaskSwitchContext>

3ae0 <xTaskIncrementTick> ^{ret} ↗

03bc <vApplicationTickHook> ↘

03c0 <vAssertCalled> ^{empty}
^{nop}

2660 <vTaskSwitchContext.perc.4> ^{Heavy lw/sw}

6584 <_clzsi2>

6358 <processed-source>

1. pop register file from stack.

40b8 <vTaskDelay> ^{mret}

<Task2-Handler?>

<freertos-risc-v-trap-handler>

store entire register file & machine status CSR (mstatus)

additional regs

load mcause - cause of interrupt

load mepc - interrupted PC value

<test-if asynchronous>

skip interrupt handle if it's synchronous interrupt, shown by MSB of mcause.

<handle asynchronous>

add and see value for mtime & mtimecmp. for next timer interrupt >

<XTaskIncrementTick>

default: pdFALSE:

if return pdTRUE: task in ready queue has higher priority than task now, PendSV interrupt do context switch.

xTickBase +=

<vTaskSwitchContext>