

Design of a Generic Security Interface for RISC-V Processors and its Applications

Hyunyoung Oh, Junmo Park, Myonghoon Yang, Dongil Hwang and Yunheung Paek

ECE and ISRC, Seoul National University

Seoul, Republic of Korea

{hyoh, jmpark, mhyang, dihwang}@sor.snu.ac.kr, ypaek@snu.ac.kr

Abstract— In this paper, we propose the design of a generic security interface for RISC-V. This interface increases flexibility of security modules by creating an environment that can operate independently on a host processor. We also present an application using this interface for the memory protection. To check the feasibility of our idea, we implement an early prototype where a RISC-V processor is connected with the proposed hardware components using our interface. The empirical results show that our security interface has enabled a security module operated independently of the processor with no performance and low area overhead.

Keywords; *RISC-V, security interface, memory protection*

I. INTRODUCTION

As the security threats become increasing steadily, several studies have proposed various security solutions that protect the underlying system against security attacks. Most of the early security solutions were implemented in software, and often suffered from a substantial performance overhead. To reduce the overhead, many researchers have proposed hardware-based security solutions. Conventional hardware-based solutions, however, have a drawback in that they cannot be utilized extensively since they require a permanent modification to the microarchitecture of the host processor [1]. Thus, without a permanent modification, it becomes necessary to have an interface that enables security modules to be used independently of a host processor. In this sense, we have developed a *security interface* that can extract the internal information of the host processor needed for security modules. This interface is connected to components of the pipeline structure inside the RISC-V Rocket core, which can obtain the internal information to recognize the control flow and data access patterns of the host. In addition, we present an application that can effectively perform memory protection by using the security interface.

II. ASSUMPTION AND THREAT MODEL

In this work, we target embedded systems employing processors available in today's market, which cannot afford MMUs for sophisticated virtual memory managements. We assume that the target system comes in the form of an SoC and therefore any external hardware can be attached during implementation.

As our adversaries, we assume that untrusted software modules can be installed in the target devices. These untrusted




Figure 1. Information extraction through Security Interface

modules can lead to compromising an entire program when (1) the modules have vulnerabilities which can be exploited by an attacker or (2) the modules themselves are malicious. This is due to the fact that, without address protection between modules, a software module would be able to corrupt the data used by another module.

III. SECURITY INTERFACE

Security interface, as shown in Fig. 1, extracts the RISC-V processor's internal information such as instruction/data address and data access pattern. The security interface probes pipeline stages to get an instruction address and internal signals of data cache to get a data address. But synchronizing between those extracted addresses is not trivial. We observed that there exist some delay relations between them and founded that those relations are correlated to control signal of pipeline stages. Thus, we carefully multiplex each delayed address by using the control signal as a selector. And we also create the enable signal to indicate the validity of the output.

IV. EXEMPLARY APPLICATION FOR SECURITY: MEMORY PROTECTION

In this section, we propose a security module integrated together the security interface. This module, called *memory region protector* (MRP), supports the security function that is to establish the software isolation environment by checking the occurrence of illegal memory accesses. Fig. 2 shows the overall architecture of our MRP. To detect an illegal memory access, MRP utilizes a register file, called *access permission*

