
Computer Architecture



→ Data flow

---➤ Control




Central processing unit (CPU)

	N Z V C
Status bits (NZVC)	
Accumulator (A)	
Index register (X)	
Program counter (PC)	
Stack pointer (SP)	
Instruction register (TD)	
Instruction register (IR) {	



Main memory





Main memory 0000 0003 0004 0007 000A 000B000D





(a) The content in binary.

(b) The content in hexadecimal.

000B 02D1

(c) The content in a machine language listing.




Instruction Specifier	cifier Instruction	
0000 0000	Stop execution	
0000 0001	Return from trap	
0000 0010	Move stack pointer (SP) to accumulator (A)	
0000 0011	Move NZVC flags to accumulator (A)	
0000 010a	Branch unconditional	
0000 011a	Branch if less than or equal to	
0000 100a	Branch if less than	
0000 101a	Branch if equal to	
0000 110a	Branch if not equal to	
0000 111a	Branch if greater than or equal to	
0001 000a	Branch if greater than	
0001 001a	Branch if V	
0001 010a	Branch if C	
0001 011a	Call subroutine	



0001 100r	Bitwise invert register r
0001 101r	Negate register r
0001 110r	Arithmetic shift left register r
0001 111r	Arithmetic shift right register r
0010 000r	Rotate left register r
0010 001r	Rotate right register r
0010 01nn	Unimplemented opcode, unary trap
0010 1aaa	Unimplemented opcode, nonunary trap
0011 0aaa	Unimplemented opcode, nonunary trap
0011 1aaa	Unimplemented opcode, nonunary trap
0100 0aaa	Unimplemented opcode, nonunary trap
0100 1aaa	Character input
0101 0aaa	Character output
0101 1nnn	Return from call with n local bytes

0110 0aaa 0110 1aaa	Add to stack pointer (SP) Subtract from stack pointer (SP)
0111 raaa 1000 raaa 1001 raaa 1010 raaa 1011 raaa	Add to register r Subtract from register r Bitwise AND to register r Bitwise OR to register r Compare register r
1100 raaa 1101 raaa 1110 raaa 1111 raaa	Load register r from memory Load byte register r from memory Store register r to memory Store byte register r to memory





(a) The two parts of a nonunary instruction

Instruction specifier

(b) A unary instruction



aaa	Addressing mode		
000 001 010 011 100 101 110	Immediate Direct Indirect Stack-relative Stack-relative deferred Indexed Stack-indexed		
111	Stack-indexed deferred		

(a) The addressing-aaa field.

a	Addressing mode	r	Register
0	Immediate	0	Accumulator, A
1	Indexed	1	Index register, X

(b) The addressing-a field.

(c) The register-r field.

Main memory

1 0 0 0 1 1 0 1

0 0 0 0 0 0 1 1

0 1 0 0 1 1 1 0

01A3

01A4

01A5

0 0 0 1 1 1 1 0

01A6



The stop instruction

- Instruction specifier: 0000 0000
- Causes the computer to stop



The load instruction

- Instruction specifier: I 100 raaa
- Loads one word (two bytes) from memory to register r


$$r \leftarrow Oprnd$$
; $N \leftarrow r < 0$, $Z \leftarrow r = 0$


Computer Systems FOURTH EDITION

Instruction specifier

Opcode r aaa

1 1 0 0 0 0 0 1 C 1 Operand specifier





CPU

NZ

A 036D

Mem

92EF 004A

C1004A Load accumulator CPU Mem

NZ 10

A 92EF

004A

(a) Before

(b) After



The store instruction

- Instruction specifier: III0 raaa
- Stores one word (two bytes) from register r to memory

Oprnd \leftarrow r

Computer Systems FOURTH EDITION


Instruction specifier


Opcode


r

aaa

Operand specifier








CPU

X 16BC

Mem

F082 004A

E9004A Store index register



(a) Before

(b) After




The add instruction

- Instruction specifier: 0111 raaa
- Adds one word (two bytes) from memory to register r


$$r \leftarrow r + Oprnd ; N \leftarrow r < 0 , Z \leftarrow r = 0 ,$$


$$V \leftarrow \{overflow\} , C \leftarrow \{carry\}$$


Computer Systems FOURTH EDITION




Operand specifier













The subtract instruction

- Instruction specifier: 1000 raaa
- Subtracts one word (two bytes) from memory from register r

$$r \leftarrow r - Oprnd ; N \leftarrow r < 0 , Z \leftarrow r = 0 ,$$

$$V \leftarrow \{overflow\} , C \leftarrow \{carry\}$$







The and instruction

- Instruction specifier: 1001 raaa
- ANDs one word (two bytes) from memory to register r

$$r \leftarrow r \land Oprnd$$
; $N \leftarrow r < 0$, $Z \leftarrow r = 0$

Mem

Computer Systems FOURTH EDITION


Instruction specifier


Opcode r aaa

9 9

Operand specifier

CPU





CPU

NZ

X 5DC3

Mem

00FF 004A

99004A And index register

(b) After


(a) Before



The or instruction

- Instruction specifier: 1010 raaa
- ORs one word (two bytes) from memory to register r

$$r \leftarrow r \lor Oprnd$$
; $N \leftarrow r < 0$, $Z \leftarrow r = 0$







The not instruction

- Instruction specifier: 0001 100r
- Bit-wise NOT operation on register r
- Each 0 changed to I, each I changed to 0

$$r \leftarrow \neg r$$
; $N \leftarrow r < 0$, $Z \leftarrow r = 0$










The negate instruction

- Instruction specifier: 0001 101r
- Negate (take two's complement of) register r

$$\mathbf{r} \leftarrow -\mathbf{r}$$
; $\mathbf{N} \leftarrow \mathbf{r} < 0$, $\mathbf{Z} \leftarrow \mathbf{r} = 0$






The load byte instruction

- Instruction specifier: I 101 raaa
- Loads one byte from memory to the right half of register r

$$r\langle 8..15 \rangle \leftarrow \text{byte Oprnd}$$
; $N \leftarrow r < 0$, $Z \leftarrow r = 0$


Computer Systems FOURTH EDITION





Operand specifier

Opcode

r aaa







CPU

NZ

A 036D


Mem

92

004A

D1004A Load byte

accumulator



(a) Before


(b) After



The store byte instruction

- Instruction specifier: IIII raaa
- Stores one byte from the right half of register r to memory

byte Oprnd \leftarrow r $\langle 8..15 \rangle$





The character input instruction

- Instruction specifier: 0100 laaa
- Stores one ASCII byte from the input device to memory


byte Oprnd $\leftarrow \{character\ input\}$


Instruction specifier

Opcode aaa

4 9

Operand specifier





Input

Mem


W

CPU

92 004A

49004A Character input

(a) Before




(b) After



The character output instruction

- Instruction specifier: 0101 0aaa
- Sends one ASCII byte from memory to the output device

 $\{character\ output\} \leftarrow \text{byte Oprnd}$





The von Neumann execution cycle

- Fetch instruction from Mem[PC]
- Decode the instruction fetched
- Increment PC
- Execute the instruction fetched
- Repeat

```
Load the machine language program

Initialize PC and SP

do {

Fetch the next instruction

Decode the instruction specifier

Increment PC

Execute the instruction fetched
}

while (the stop instruction does not execute)
```



(the instruction is legal))

Load the machine language program into memory starting at address 0000 $PC \leftarrow 0000$ $SP \leftarrow Mem[FFF8]$ **do** { Fetch the instruction specifier at address in PC $PC \leftarrow PC + 1$ Decode the instruction specifier if (the instruction is not unary) { Fetch the operand specifier at address in PC $PC \leftarrow PC + 2$ Execute the instruction fetched while ((the stop instruction does not execute) &&

;ASCII i character

<u>Address</u>	<u> Machine Language (bin)</u>					
0000	0101	0001	0000	0000	0000	0111
0003	0101	0001	0000	0000	0000	1000
0006	0000	0000				
0007	0100	1000				
8000	0110	1001				

<u>Address</u> <u>Machine Language (hex)</u>


69

0000	510007	;Character output
0003	510008	;Character output
0006	00	;Stop
0007	48	;ASCII H character

<u>Output</u>


8000


Ηi




(a) Initial state before loading.


(b) Program loaded into main memory.







© 2010 Jones and Bartlett Publishers, LLC (www.jbpub.com)










© 2010 Jones and Bartlett Publishers, LLC (www.jbpub.com)



(i) Execute. Character i sent to output device.







(l) Execute. The computer halts.

© 2010 Jones and Bartlett Publishers, LLC (www.jbpub.com)



<u>Address</u>	Machine Language (bin)					
0000	0100	1001	0000	0000	0000	1101
0003	0100	1001	0000	0000	0000	1110
0006	0101	0001	0000	0000	0000	1110
0009	0101	0001	0000	0000	0000	1101
000C	0000	0000				

Address

Machine Language (hex) 0000 49000D ;Character input 0003 49000E ;Character input 0006 51000E ;Character output 0009 51000D ;Character output 000C 00 ;Stop

<u>Input</u>

up

<u>Output</u>

pu



<u>Address</u>	<u>Machine Language (bin)</u>			
0000	1100 0001 0000 0000 0001 0001			
0003	0111 0001 0000 0000 0001 0011			
0006	1010 0001 0000 0000 0001 0101			
0009	1111 0001 0000 0000 0001 0000			
000C	0101 0001 0000 0000 0001 0000			
000F	0000 0000			
0010	0000 0000			
0011	0000 0000 0000 0101			
0013	0000 0000 0000 0011			
0015	0000 0000 0011 0000			
<u>Address</u>	Machine Language (hex)			
0000	C10011 ;A := first number			
0003	710013 ;Add the two numbers			
0006	A10015 ;Convert sum to character			

000F 0010 0011

0009

000C

0013

00 00

F10010

510010

;Character to output

;Store the character

;Output the character

0005 ; Decimal 5 0003 ; Decimal 3

;Stop

0015 0030

;Mask for ASCII char


<u>Output</u>

<u>Address</u>	<u> Machine Language (bin)</u>					
0000	1101	0001	0000	0000	0001	1101
0003	1111	0001	0000	0000	0000	1001
0006	1100	0001	0000	0000	0001	0111
0009	0111	0001	0000	0000	0001	1001
000C	1010	0001	0000	0000	0001	1011
000F	1111	0001	0000	0000	0001	0110
0012	0101	0001	0000	0000	0001	0110
0015	0000	0000				
0016	0000	0000				
0017	0000	0000	0000	0101		
0019	0000	0000	0000	0011		
001B	0000	0000	0011	0000		
001D	1000	0001				

<u>Address</u>	<u>Machine</u>	<u>Language (hex)</u>
0000	D1001D	;Load byte accumulator
0003	F10009	;Store byte accumulator
0006	C10017	;A := first number
0009	710019	;Add the two numbers
000C	A1001B	;Convert sum to character
000F	F10016	;Store the character
0012	510016	;Output the character
0015	00	;Stop
0016	00	;Character to output
0017	0005	;Decimal 5
0019	0003	;Decimal 3
001B	0030	;Mask for ASCII char
001D	81	;Byte to modify instruction

<u>Output</u>


2





Memory devices

- Read/Write memory
 - Also called Random-Access Memory (RAM)
 - Can load from RAM and store to RAM
- Read-Only memory (ROM)
 - Can load from ROM
 - Cannot store to ROM
- RAM and ROM are both random






Mem
Application program
Heap
User stack
System stack
I/O buffer
Loader
Trap handler
FBCF
FC4F
FC57
FC9B




The load option

- SP ← Mem[FFFA]
- PC ← Mem[FFFC]
- Start the von Neumann cycle









The execute option

- SP ← Mem[FFF8]
- PC ← 0000
- Start the von Neumann cycle