

hroac2HW6

by Hannah Roach

Submission date: 25-Nov-2018 01:41AM (UTC-0600)

Submission ID: 1044239424

File name: hroac2HW6.pdf (30.79M)

Word count: 0

Chapter 11 -



Problem #1

Draw the design Table, k-maps and circuit for

- A. SR FF From D FF
- B. T FF From JK FF



A Design Table

J	k	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	X	X	X
1	1	X	X	X



B

J	k	Q_n	Q_{n+1}	T
X	0	0	0	0
0	X	1	1	0
X	1	1	0	1
1	X	0	1	1



Hannah Roach 11/05/16


Problem 2.

Draw the Logic Diagram, Analysis table, state trans. diag.
Sequential circuit. 2 JK Flip Flops. (FFA, FF B). 2 inputs X_1 and X_2

$$\begin{aligned} J_A &= X_2 \\ K_A &= X_1 \bar{B} \\ J_B &= X_1 X_2 A \\ K_B &= \bar{X}_1 + \bar{X}_2 \\ Z &= X_1 \bar{A} + X_2 \bar{B} \end{aligned}$$

$\left. \begin{array}{l} J_A = X_2 \\ K_A = X_1 \bar{B} \\ J_B = X_1 X_2 A \\ K_B = \bar{X}_1 + \bar{X}_2 \end{array} \right\} \leftarrow \text{input}$

$Z = X_1 \bar{A} + X_2 \bar{B} \leftarrow \text{output.}$



Problem #2 cont


Analyst's table.

$$AB = \{00, 01, 10, 11\}.$$
[illegible]

Problem #2

state transition diagram

A(t) B(t)	$X_1(t) X_2(t)$			
	00	01	10	11
00	00/0	10/1	00/1	11/1
01	00/0	11/0	01/1	11/1
10	00/0	00/1	10/0	11/1
11	00/0	01/0	01/0	01/0




Problem #3

Textbook pg 593 #1b(d) Truth Table, Kmap Circuit

Figure 11.55 is a state transition diagram for seq circuits - w/ 2 FFs and 2 inputs.

A(t)B(t)	X1(t) X2(t)			
	00	01	10	11
00	00	01	11	X
01	01	10	00	X
10	10	11	01	X
11	X	00	10	X

A(t+1) B(t+1), y(t).



A(t)	B(t)	X1(t)	X2(t)	TA(t)	TB(t)	A(t+1)	B(t+1)
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	1
0	0	1	0	1	0	1	1
0	0	1	1	1	1	X	X
0	1	0	0	0	1	0	1
0	1	0	1	0	0	1	0
0	1	1	0	1	1	0	0
0	1	1	1	1	0	X	X
1	0	0	0	1	0	1	0
1	0	0	1	1	1	1	1
1	0	1	0	0	0	0	1
1	0	1	1	0	1	X	X
1	0	1	1	0	1	X	X
1	1	0	0	1	1	0	0
1	1	0	1	1	0	1	0
1	1	1	1	0	0	X	X

Problem #3 Kmap + Circuit

T_A

	X_1	X_2	
	00	01	10 11
00	0	0	1 1
01	0	0	1 1
10	1	1	0 0
11	1	1	0 0

$$T_A = \bar{A}X_1 + A\bar{X}_1$$


T_B

$X_1 X_2$

	00	01	10	11
00	0	1	0	1
01	1	0	1	0
10	0	1	0	1
11	1	0	1	0

AB

$$\begin{aligned} T_B &= \bar{A}B\bar{X}_1 + A\bar{B}\bar{X}_1 + \bar{A}B\bar{X}_2 + A\bar{B}\bar{X}_2 + \bar{A}BX_1 \\ &\quad + ABX_2 + \bar{A}BX_2 + A\bar{B}X_2 \\ &= [B\bar{X}_1(\bar{A}+A) + \bar{B}\bar{X}_1(\bar{A}+A) \\ &\quad + BX_2(\bar{A}+A) + \bar{B}X_2(\bar{A}+A)] \\ &= (B\bar{X}_1 + \bar{B}\bar{X}_1 + BX_2 + \bar{B}X_2)(\bar{A}+A) \\ &= (X_1(B+\bar{B}) + X_2(B+\bar{B}))(\bar{A}+A) \\ &= (X_1 + X_2)(\bar{A}+A) \end{aligned}$$



Problem #4

A sequential circuit has 3 state registers and 3 inputs.

a.) How many states does it have.

$$n = 3 = \text{state registers}$$

$$2^3 = 8$$

b.) How many transitions from each state does it have?

8 transitions

$$M = \text{inputs} = 3$$

$$2^3 = 8$$

c.) How many total transitions

$$2^m 2^n = (8)(8) = 64$$

Problem #5

594, #21a.

connect
2/ two add
lines -

10-bit address
64 byte PROM
32 byte RAM
4-port I/O

PROM 6 add lines \rightarrow chip
4 \rightarrow chip selected

RAM 5 add lines \rightarrow chip
5 \rightarrow chip selected

4-Port I/O 2 add lines \rightarrow chip
4 \rightarrow chip selected

a.) Draw Full address decoding


b.) Include table similar to 11.47

c.) Memory Map - show how each chip is enabled.

d.) Can you add additional chips.

cont.

a.) Draw full address decoding




b.) Include a table similar to 11.47.

Device	PROM 64byte	RAM	I/O
	00 0000 0000	00 1000 0000	11 0000 0000
	00 0011 1111	01 1001 1111	11 1100 0011
	00 00xx xxxx	01 10xx xxxx	11 1100 00xx

d.) Yes because there is available memory space -

a.) Draw full address decoding



b.) Include a table similar to 11.47.

Device	PROM 64byte	RAM	I/O
	00 0000 0000	00 1000 0000	11 0000 0000
	00 0011 1111	01 1001 1111	11 1100 0011
	00 00xx xxxx	01 10xx xxxx	11 1100 00xx

d.) Yes because there is available memory space -

FINAL GRADE

GENERAL COMMENTS

Instructor

49/50

PAGE 1

PAGE 2

PAGE 3

PAGE 4

PAGE 5

PAGE 6



Comment 1

Don't cares

PAGE 7

PAGE 8

PAGE 9

1A DT &KMAP3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

1A CIRCUIT

2 / 2

FULL CREDIT

(2)

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)

1B DT KMAP

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

FULL CREDIT

(2)

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)

2 LOGIC DIA

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

2 DESIGN TAB

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

FULL CREDIT

(4)

MINUS 1

(3)

MINUS 2

(2)

MINUS 3

(1)

NO CREDIT

(0)

3 DESIGN TAB

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

3 KMAP & TRMS

3 / 4

FULL CREDIT

(4)

MINUS 1

(3)

MINUS 2

(2)

MINUS 3

(1)

NO CREDIT

(0)

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

4A STATES

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

4B XS / STATE

3 / 3

FULL CREDIT

(3)

MINUS 1

(2)

MINUS 2

(1)

MINUS 3

(0)

NO CREDIT

(0)

FULL CREDIT**(4)**

MINUS 1

(3)

MINUS 2

(2)

MINUS 3

(1)

NO CREDIT

(0)

5A BUS- CHIP

2 / 2

FULL CREDIT**(2)**

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(1)

NO CREDIT

(0)

5A ANDS

2 / 2

FULL CREDIT**(2)**

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)

FULL CREDIT

(2)

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)

5C MEMORY MAP

FULL CREDIT

(2)

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)

5D ADD CHIPS?

FULL CREDIT

(2)

MINUS 1

(1)

MINUS 2

(0)

MINUS 3

(0)

NO CREDIT

(0)