Sequential Circuits



Circuits


- Combinational circuit
 - The output depends only on the input
- Sequential circuit
 - Has a state
 - ▶ The output depends not only on the input but also on the state the circuit is in




Sequential circuit

- Constructed from standard gates, but with one or more feedback connections
- An unstable state is one that will change a few gate delays later because of the feedback connection
- A stable state is one that will persist indefinitely until the input changes





(a) An unstable circuit.




(b) A stable circuit.




SR Latch

- The SR latch has two stable states
- When SR = 00, output Q can be 0 or I depending on the state of the latch
- S = I sets ouput Q to I
- R = I resets output Q to 0



Time	S	R	Q	Q	Stability
Initial 0 T_g $2T_g$	0 1 1 1	0 0 0 0	0 0 0 1	1 1 0 0	Stable Unstable Unstable Stable


Time	S	R	Q	Q	Stability
Initial 0	1 0	0 0	1 1	0 0	Stable Stable





System clock


- Controls the state transitions of all the sequential circuits to happen at the same time
- Sequence of regularly spaced pulses with period T






Clocked SR flip-flop


- Two AND gates that act as an enable
- Only when Ck is high can the S and R inputs affect the state of the flip-flop
- The effect is to digitize the time axis



(a) Block diagram.




(b) Implementation.





The feedback problem

- Flip-flops are often used in circuits with feedback connections (in addition to the internal feedback in the latch)
- Therefore, unstable states are possible
- There are two design solutions to the feedback problem
 - Edge-triggered flip-flops
 - Master-slave flip-flops







Master-slave SR flip-flop

- Solves the instability problem caused by possible external feedback
- Input goes to the master latch first, and then from the master to the slave, in four steps
- The threshold of a gate is the value of the input signal that causes the output to change
- Engineers can make gates with thresholds a little above or a little below the average value between 0 and 1





(a) Block diagram.




(b) Implementation.



Timing detail of a single Ck pulse


- t₁: Isolate slave from master
- t₂: Connect master to input
- t₃: Isolate master from input
- t₄: Connect slave to master





Effect on timing

 The output changes on the falling edge of the Ck pulse and depends on the external SR input at that time






Characteristic table

- A truth table is not adequate to describe a flip-flop, because its output depends on more than its input
- Given the inputs at time t and the state at time t, the characteristic table shows the state at time t + I, that is, after one clock pulse

S(t)	$\mathbf{R}(t)$	$\mathbf{Q}(t)$	Q(t+1)	Condition
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	_	Not defined
1	1	1	_	





Four common flip-flops

- SR Set/reset
- JK Set/reset/toggle
- D Data or delay
- Toggle



Excitation table

- The excitation table is a design tool for constructing circuits from a given type of flip-flop
- Given the desired transition from Q(t) to Q(t+1), what inputs are necessary to make the transition happen?




$\mathbf{Q}(t)$	$\mathbf{Q}(t+1)$	$\mathbf{S}(t)$	$\mathbf{R}(t)$
0	0	0	×
0	1	1	0
1	0	0	1
1	1	×	0



JK flip-flop

- Resolves the undefined transition in the SR flip-flop
- When JK = 00, output Q can be 0 or I depending on the state of the latch
- J = I sets ouput Q to I (like S)
- K = I resets output Q to 0 (like R)
- JK = 11 toggles from one state to the other



J(t)	K(t)	$\mathbf{Q}(t)$	Q(t+1)	Condition
0	0	0 1	0 1	No change
0	1 1	0 1	0 0	Reset
1 1	0 0	0 1	1 1	Set
1 1	1 1	0 1	1 0	Toggle


(a) Block diagram.

(b) Characteristic table.



JK flip-flop design

- Must design a three-input two-output combinational circuit
- Inputs
 - \rightarrow J(t), K(t), Q(t)
- Outputs
 - ightharpoonup S(t), R(t)







Design table

- Step I: Given Q(t), J(t), and K(t), list the desired state after the transition Q(t + 1)
- Step 2: Given Q(t) and Q(t + 1), use the excitation table to list the required input for S(t) and R(t)
- Step 3: Use Karnaugh maps to design minimized two-level combinational circuits for S(t) and R(t)


$\mathbf{Q}(t)$	J(t)	$\mathbf{K}(t)$	Q(t+1)	S(t)	$\mathbf{R}(t)$	
0	0	0	0	0	×	
0	0	1	0	0	×	
0	1	1	1	1	0	
0	1	0	1	1	0	
1	0	0	1	×	0	
1	0	1	0	0	1	
1	1	1	0	0	1	
1	1	0	1	×	0	



(a) Karnaugh map for S.



(b) Karnaugh map for R.






D flip-flop

- The "delay" or "data" flip-flop
- Only one input, D
- Regardless of the current state Q(t), the state after the clock pulse Q(t + 1) will be the same as D(t)


Computer Systems



$\mathbf{D}(t)$	$\mathbf{Q}(t)$	Q(t+1)	Condition
0	0	0	Delay
0	1	0	
1	0	1	Delay
1	1	1	

(a) Block diagram.


(b) Characteristic table.




(c) A timing diagram.

$\mathbf{Q}(t)$	$\mathbf{D}(t)$	Q(t+1)	S(t)	$\mathbf{R}(t)$
0	0	0	0	×
0	1	1	1	0
1	1	1	×	0
1	0	0	0	1


(a) Design table.



(b) Karnaugh map for S.




(c) Karnaugh map for R.





T flip-flop

- The "toggle" flip-flop
- Only one input, T
- If T = 0, the state remains unchanged
- If T = I, the state toggles from 0 to 1 or from I to 0



(a) Block diagram.

$\mathbf{T}(t)$	$\mathbf{Q}(t)$	Q(t+1)	Condition
0	0 1	0 1	No change
1	0 1	1 0	Toggle

(b) Characteristic table.



Flip-flop design

- Any given flip-flop can be constructed from any other flip-flop with the right combinational circuit
- Use the excitation table for the flip-flop from which you are constructing the given flip-flop

Computer Systems

$\mathbf{Q}(t)$	Q(t+1)	J(t)	K(t)
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

$\mathbf{Q}(t)$	Q(t+1)	D(t)
0	0	0
0	1	1
1	0	0
1	1	1

(a) The JK flip-flop.

(b) The D flip-flop.


$\mathbf{Q}(t)$	Q(t+1)	T(t)
0	0	0
0	1	1
1	0	1
1	1	0

(c) The T flip-flop.




General sequential circuits

- A general sequential circuit is an interconnection of gates and flip-flops
- The flip-flops are called state registers
- The current state and current input determine the current output
- The current state and current input determine the next state, that is, the state after one Ck clock pulse



Feedback





(a) Analysis—The input and sequential circuit are given. The output is to be determined.




(b) Design—The input and desired output are given. The sequential circuit is to be determined.



Sequential analysis

- Step I: List all possible combinations of current state and current input in an analysis table
- Step 2: For each combination, compute the output and the current inputs to the state registers
- Step 3: From the characteristic table, determine the next state and construct the state transition table and diagram






$\mathbf{A}(t)$	B(t)	X 1(<i>t</i>)	X2 (<i>t</i>)	Y(t)	TA(t)	TB(t)	$\mathbf{A}(t+1)$	$\mathbf{B}(t+1)$
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	1
0	0	1	0	1	0	0	0	0
0	0	1	1	1	0	1	0	1
0	1	0	0	0	0	0	0	1
0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	1	1
0	1	1	1	0	1	1	1	0
1	0	0	0	0	0	1	1	1
1	0	0	1	0	0	1	1	1
1	0	1	0	1	0	1	1	1
1	0	1	1	1	0	1	1	1
1	1	0	0	0	0	1	1	0
1	1	0	1	0	0	1	1	0
1	1	1	0	0	1	1	0	0
1	1	1	1	0	1	1	0	0




	X1(t) X2(t)						
$\mathbf{A}(t) \; \mathbf{B}(t)$	00	01	10	11			
00 01 10 11	00, 0 01, 0 11, 0 10, 0	01, 0 00, 0 11, 0 10, 0	00, 1 11, 0 11, 1 00, 0	01, 1 10, 0 11, 1 00, 0			
		A(t+1) B	(t+1), Y(t)				





Asynchronous inputs

- An asynchronous input changes the state of a flip-flop immediately without regard to Ck
- Preset sets Q to I
- Clear clears Q to 0
- Used to initialize the state of a machine






Sequential design

- Given the state transition diagram, the output, and the type of flip-flop to be used, design the combinational circuit
- Any unused input combinations or unused states are don't care conditions
- 2^n states are possible with n flip-flops



Design steps


- Step I: In a design table, list the initial state, input, and output, and from the transition diagram list the next state
- Step 2: Use the excitation table for the given type of flip-flop to determine the input required for the state registers
- Step 3: Use Karnaugh maps to design a minimized two-level circuit for each flip-flop input






Init	tial	Initi	ial	Initial	Ne	xt	I		Flip-flop inp	out conditions	
sta		inp		output	sta			F	F A	FI	FB
$\mathbf{A}(t)$	$\mathbf{B}(t)$	$\overline{\mathbf{X1}(t)}$	X2(t)	$\mathbf{Y}(t)$	A(t+1)	$\mathbf{B}(t+1)$		$\overline{\mathbf{SA}(t)}$	RA(t)	$\overline{\mathbf{SB}(t)}$	RB(t)
0	0	0	1	0	0	1		0	×	1	0
0	1	0	1	0	0	0		0	×	0	1
1	1	0	1	0	1	0		×	0	0	1
1	0	0	1	0	1	1		×	0	1	0
0	0	1	1	0	1	0		1	0	0	×
0	1	1	1	0	1	1		1	0	×	0
1	1	1	1	1	1	1		×	0	×	0
1	0	1	1	1	0	0		0	1	0	×
0	0	1	0	1	1	0		1	0	0	×
0	1	1	0	1	1	1		1	0	×	0
1	1	1	0	0	0	0		0	1	0	1
1	0	1	0	0	1	0		×	0	0	×


Computer Systems





(a)
$$SA = \overline{A} X1$$





(b) RA = A B
$$\overline{X2}$$
 + A \overline{B} X1 X2















Register

- An example is the 16-bit accumulator in the Pep/8 CPU
- Constructed as an array of D flip-flops with a Load line that connects to each Ck input
- Data is clocked into the register in parallel





(a) Block diagram.



(b) Implementation with D flip-flops.




Bus

- A bus is a group of wires connecting two subsystems
- With a *unidirectional* bus, data can flow in only one direction
- With a bidirectional bus, data can flow in both directions




Bidirectional bus

- Requires only half the number of wires between subsystems
- Problem: You can connect the inputs of two gates, but you cannot connect the outputs of two gates
- Solution: The tri-state buffer



E	a	x x
0 0 1 1	0 1 0 1	Disconnected Disconnected 0 1






Memory subsystems

- CS: Chip select, to enable or select the memory chip
- WE: Write enable, to write or store a memory word to the chip
- OE: Output enable, to enable the output buffer to read a word from the chip

Computer Systems



(a) 64×8 bit memory chip.


(a) 512×1 bit memory chip.





Memory access

- To store a word (memory write)
 - Select chip by setting CS to I
 - Put data and address on the bus and set WE to I
- To retrieve a word (memory read)
 - Select chip by setting CS to I
 - Put address on the bus, set OE to I, and read the data on the bus


Figure 11.41







CS	OE	Operation		
0 1 1	× 0 1	Disconnected Disconnected Connect DR to D		






Memory types

- SRAM: Static random access memory
- DRAM: Dynamic RAM
- ROM: Read-only memory
- PROM: Programmable ROM
- EPROM: Erasable PROM
- EEPROM: Electrically erasable PROM
- Flash memory: A type of EEPROM




Constructing memory subsystems

- Two design problems
 - ▶ How to combine several n×m chips to make an n×k module where k is greater than m
 - ▶ How to combine several n×m chips to make an l×m module where l is greater than n — the address decoding problem



(a) Block diagram.




(b) Implementation.




Address decoding

- An example with 8 address lines and four chips in an address space of 256 bytes
 - ▶ 64-byte RAM at address 0
 - 32-byte RAM at address 64
 - 8-port I/O chip at address 208
 - ▶ 32-byte ROM at address 224



Device	$64 \times 8 \text{ RAM}$	$32 \times 8 \text{ RAM}$	8-port I/O	$32 \times 8 \text{ ROM}$
Minimum address	0000 0000	0100 0000	1101 0000	1110 0000
Maximum address	0011 1111	0101 1111	1101 0111	1111 1111
General address	00xx xxxx	010x xxxx	1101 0xxx	111x xxxx







Partial address decoding

- $0.0 \times \times \times \times \times \times$, 64×8 bit RAM
- $0 \mid 0 \times \times \times \times \times$, 32×8 bit RAM
- <u>I I 0</u> I 0 x x x, 8-port I/O chip
- III x x x x x x, 32×8 bit ROM









Two-port register bank

- Implementation of the registers (accumulator, index register, etc.) in the Pep/8 CPU
- The data buses are unidirectional instead of bidirectional
- There are two output ports instead of one

