

Z180 computer test programs

[Z180 Computer](#)

Contents

Z180 test programs

- Test program tools
- Lab setup for tests
- Very simple test program
- Simple test program with MMU enabled
- More thorough test program
- Test program with serial output
- Test program with serial output and input on ports 0 & 1
- Test program with MMU setup and serial output and input on ports 0 & 1
- Test program with MMU setup, RAM access and serial output and input on ports 0 & 1
- Test program of MMU setup
- Test program copied to RAM and running from there

AVR test programs

- Simple blink and serial test

Z180 test programs


Test program tools

2021-08-05

The assembler z80asm is used: [AlbertVeli/z80asm: Clone of z80asm \(original is on Savannah\)](https://github.com/AlbertVeli/z80asm) (<https://github.com/AlbertVeli/z80asm>)

Lab setup for tests

2021-08-16



Very simple test program

2021-08-05

Makefile:

```
blink180.bin : blink180.z80
    date +'    db ", Built %F %R"' > built180.z80
    z80asm --list=blink180.lst --output=blink180.bin blink180.z80
```

blink180.lst, updated 2021-08-09

```
# File blink180.z80
0000          ; Test program that blinks the LED
0000          ; using, no RAM, no interrupt
0000
0000          boot:
0000          mloop:
0000 21 ff ff      ld hl,0xffff
0003 3e 01      ld a,1
0005 d3 43      out(0x43),a ; LED on
0007
0007 2b      dec hl
0008 7c      ld a,h
0009 b5      or l
000a c2 07 00      jp nz,onloop
000d 21 ff ff      ld hl,0xffff
0010 3e 00      ld a,0
0012 d3 42      out(0x42),a ; LED off
0014
0014 2b      dec hl
0015 7c      ld a,h
0016 b5      or l
0017 c2 14 00      jp nz,offloop
001a
001a c3 00 00      jp mloop
001d
```

```
001d          built:  
001d          include "built180.z80"  
001d ..        db ", Built 2021-08-08 17:25"  
# End of file built180.z80  
0035 00        db 0  
0036  
# End of file blink180.z80  
0036
```

Program EPROM

```
L0001: Welcome to Elnec programmers control program PG4UW.  
L0002: Version 3.15h/06.2015.  
L0003:  
L0004: Today is 05.08.2021, 14:06:08.  
L0005:  
L0006: Processor: Intel(R) Core(TM) i7-4790K CPU @ 4.00GHz Frequency: 3997\3997,77 MHz  
L0007: CID: 0826-FFC6:08-00-27-75-6B-8A::57F928CB  
L0008: Operating system: Windows 7 x64 (v6.1, Build 7601: Service Pack 1).  
L0009: Physical RAM memory: 4096 MB or more.  
L0010:  
L0011:  
L0012: >> 05.08.2021, 14:06:09  
L0013: Default programmer: PREPROM-02aLV.  
L0014: Scanning LPT1 (378h) port(s) for PREPROM-02aLV ..... found at port LPT1 (378h).  
L0015: Establishing connection ... done.  
L0016: Communication speed rate: reached 100% of maximum in this communication mode.  
L0017:  
L0018:  
L0019:  
L0020: >> 05.08.2021, 14:06:15  
L0021: Selected device: STMicroelectronics M27C2001.  
L0022:  
L0023: Buffer operation "Checksum", time elapsed: 16 ms  
L0024: Buffer checksum in range of [0h..3FFFFh]: 03FC0000h - Byte sum (x8), Straight  
L0025:  
L0026: ----- Begin of options list ----- (Program startup)  
L0027:  
L0028: |>----- Device operation options -----  
L0029: | ----- Addresses -----  
L0030: | Device start: "0000000000" h  
L0031: | Device end: "000003FFFF" h  
L0032: | Buffer start: "0000000000" h  
L0033: | Split: "None"  
L0034: | ----- Insertion test and/or ID check -----  
L0035: | Insertion test: "Not supported"  
L0036: | Device ID check error terminates the operation: "Enable"  
L0037: | ----- Command execution -----  
L0038: | Blank check before programming: "Disable"  
L0039: | Verify after reading: "Enable"  
L0040: | Verify: "Twice"  
L0041: | Verify options: " 4.20V - 6.00V"  
L0042: |<----- Device operation options -----  
L0043:  
L0044: <----- End of options list ----- (Program startup)  
L0045:  
L0046: Selected device: STMicroelectronics M27C2001.  
L0047: Buffer checksum in range of [0h..3FFFFh]: 03FC0000h - Byte sum (x8), Straight  
L0048:  
L0049: >> 05.08.2021, 14:06:15  
L0050: Buffer checksum type is set to "Byte sum (x8), Straight"  
L0051: Buffer block(s) excluded from checksum calculation: Disabled  
L0052:  
L0053: >> Log file created at 05.08.2021 14:06:15  
L0054: Log file name: C:\Users\hal\AppData\Roaming\Elnec\Pg4uw\report.rep  
L0055: Log file mode: Append  
L0056:  
L0057: Buffer is erased with value FFh.  
L0058:  
L0059:  
L0060: Buffer is erased with value FFh.  
L0061: >> 05.08.2021, 14:08:31  
L0062: Loading file (from "Load file" dialog window): C:\Users\hal\Desktop\EPROM\blink180.bin  
L0063: File format selection: automatic  
L0064: File format: Binary  
L0065: File loading successful. Bytes loaded 72 (00000048h).  
L0066:  
L0067: Buffer operation "Checksum", time elapsed: 15 ms  
L0068: Buffer checksum in range of [0h..3FFFFh]: 03FB01E6h - Byte sum (x8), Straight  
L0069:  
L0070: >> 05.08.2021, 14:08:55  
L0071: Opened window "Program?" (parent window "PG4UW v3.15h/06.2015 - universal control...").  
L0072:  
L0073: >> 05.08.2021, 14:09:03  
L0074: Closed window "Program?" (by pressing "Yes").  
L0075:  
L0076: >> 05.08.2021, 14:09:03  
L0077: Programming device: STMicroelectronics M27C2001.  
L0078: Buffer checksum in range of [0h..3FFFFh]: 03FB01E6h - Byte sum (x8), Straight  
L0079: Checking device ID ...
```

```
L0080: Programming device ...
L0081: Verifying device at VCCmax. ...
L0082: Verifying device at VCCmin. ...
L0083: Programming device - O.K.
L0084: Elapsed time: 0:02:21.0
L0085: Statistics info: Success:1 Failure:0 Other failure:0 Total:1
```

Simple test program with MMU enabled

2121-08-13

This works, i.e. MMU regs set to reset values:

```
# File blinkm180.z80
0000 ; Test program that blinks the LED
0000 ; using, no RAM, no interrupt
0000
0000 ; Internal ports
0000 CBR: equ 0x0038 ;MMU Common Base Register
0000 BBR: equ 0x0039 ;MMU Bank Base Register
0000 CBAR: equ 0x003a ;MMU Common/Bank Area Register
0000
0000 boot:
0000 ; Set up the MMU
0000 ;
0000 ; Common Bank 0
0000 ; logical: 0x0000 - 0x3fff
0000 ; physical: 0x000000 - 0x03ffff
0000 ; Bank Area
0000 ; logical: 0x4000 - 0xbfff
0000 ; physical: 0x74000 - 0x7bfff
0000 ; Common Bank 1
0000 ; logical: 0xc000 - 0xfffff
0000 ; physical: 0xfc000 - 0xfffffff
0000
0000 ; test by setting MMU regs to reset values
0000 3e 00 ld a,0x00
0002 01 38 00 ld bc,CBR
0005 ed 79 out (c),a
0007 3e 00 ld a,0x00
0009 01 39 00 ld bc,BBR
000c ed 79 out (c),a
000e 3e ff ld a,0xff
0010 01 3a 00 ld bc,CBAR
0013 ed 79 out (c),a
0015
0015 mloop:
0015 21 ff ff ld hl,0xffff
0018 3e 01 ld a,1
001a d3 43 out(0x43),a ; LED on
001c onloop:
001c 2b dec hl
001d 7c ld a,h
001e b5 or l
001f c2 1c 00 jp nz,onloop
0022 21 ff ff ld hl,0xffff
0025 3e 00 ld a,0
0027 d3 42 out(0x42),a ; LED off
0029 offloop:
0029 2b dec hl
002a 7c ld a,h
002b b5 or l
002c c2 29 00 jp nz,offloop
002f
002f c3 15 00 jp mloop
0032
0032 built:
0032 include "built180.z80"
0032 .. db ", Built 2021-08-13 17:03"
# End of file built180.z80
004a 00 db 0
004b
# End of file blinkm180.z80
004b
```

But this MMU reg setup does not work:

```
...
0000 ; Internal ports
0000 CBR: equ 0x0038 ;MMU Common Base Register
0000 BBR: equ 0x0039 ;MMU Bank Base Register
0000 CBAR: equ 0x003a ;MMU Common/Bank Area Register
0000
0000 ; External ports
```

```

0000      LEDOFF: equ 0x42    ;Write turns LED off
0000      LEDON: equ 0x43    ;Write turns LED on
0000
0000      boot:
0000
0000      ; Set up the MMU
0000      ;
0000      ; Common Bank 0
0000      ;   logical: 0x0000 - 0x3fff
0000      ;   physical: 0x00000 - 0x03ffff
0000      ; Bank Area
0000      ;   logical: 0x4000 - 0xbfff
0000      ;   physical: 0x74000 - 0x7bfff
0000      ; Common Bank 1
0000      ;   logical: 0xc000 - 0xfffff
0000      ;   physical: 0xfc000 - 0xfffffff
0000
0000 3e f0          ld a,0xf0
0002 01 38 00        ld bc,CBR
0005 ed 79          out (c),a
0007 3e 70          ld a,0x70
0009 01 39 00        ld bc,BBR
000c ed 79          out (c),a
000e 3e c4          ld a,0xc4
0010 01 3a 00        ld bc,CBAR
0013 ed 79          out (c),a
...

```

2021-08-15

When testing this setup:

```

...
; test by setting MMU regs to reset values, but RAM
; starting at physical address 0x8f000
ld a,0x80
ld bc,CBR
out (c),a
ld a,0x80
ld bc,BBR
out (c),a
ld a,0xff
ld bc,CBAR
out (c),a
...

```

The logic analyser shows this:



After this code is executed.


```
ld a,0x80
ld bc,BBR
out (c),a
```

the address logic goes wrong. What is the problem?

When modifying the MMU setup;

```
; test by setting MMU regs to reset values, but RAM
; starting at physical address 0x8f000
ld a,0x80
ld bc,CBR
out (c),a
ld a,0x00      <- this was changed from 0x80 to 0x00
ld bc,BBR
out (c),a
ld a,0xff
ld bc,CBAR
out (c),a
```

The LED blinks and the program works. It looks like this on the logic analyser:



This program works that in addition reads and writes to the RAM:

```

0000 ; Test program that blinks the LED
0000 ; using, setting up the MMU and touching RAM
0000
0000 ; Internal ports
0000 CBR:    equ 0x0038 ;MMU Common Base Register
0000 BBR:    equ 0x0039 ;MMU Bank Base Register
0000 CBAR:   equ 0x003a ;MMU Common/Bank Area Register
0000
0000 boot:
0000 ; Set up the MMU
0000 ;
0000 ; Common Bank 0
0000 ;    logical: 0x0000 - 0xffff
0000 ;    physical: 0x00000 - 0x0ffff
0000 ;    Bank Area, not used in this test (probably?)
0000 ; Common Bank 1
0000 ;    logical: 0xf000 - 0xffff
0000 ;    physical: 0x8f000 - 0x8ffff
0000
0000 RAMADR: equ 0xf800
0000
0000 ; test by setting MMU regs to reset values, but RAM
0000 ; starting at physical address 0x8f000
0000 3e 80
0002 01 38 00
0005 ed 79
0007 3e 00
0009 01 39 00
000c ed 79
000e 3e ff
0010 01 3a 00
0013 ed 79
0015
0015 11 00 f8
0018
0018 21 ff ff
001b 3e 01
001d d3 43
001f onloop:
001f 1a
0020 3c
0021 12
        ld a,0x80
        ld bc,CBR
        out (c),a
        ld a,0x00
        ld bc,BBR
        out (c),a
        ld a,0xff
        ld bc,CBAR
        out (c),a
        ld de,RAMADR
mloop:
        ld hl,0xffff
        ld a,1
        out(0x43),a ; LED on
        ld a,(de)
        inc a
        ld (de),a


```

```

0022 1c           inc e
0023 2b           dec hl
0024 7c           ld a,h
0025 b5           or l
0026 c2 1f 00     jp nz, onloop
0029 21 ff ff     ld hl, 0xffff
002c 3e 00         ld a, 0
002e d3 42         out(0x42), a ; LED off
0030               offloop:
0030 1a           ld a, (de)
0031 3c           inc a
0032 12           ld (de), a
0033 1c           inc e
0034 2b           dec hl
0035 7c           ld a,h
0036 b5           or l
0037 c2 30 00     jp nz, offloop
003a               mloop
003d               built:
003d           include "built180.z80"
003d ..           db ", Built 2021-08-15 17:14"
# End of file built180.z80
0055 00           db 0
0056
# End of file blinkm180.z80
0056

```

Logic analyser:



More thorough test program

2021-08-16

Makefile:

```
test180.bin : test180.z80
```

```

date +'    db ", Built %F %R"' > tbuilt180.z80
z80asm --list=test180.lst --output=test180.bin test180.z80

blinkm180.bin : blinkm180.z80
date +'    db ", Built %F %R"' > built180.z80
z80asm --list=blinkm180.lst --output=blinkm180.bin blinkm180.z80

blink180.bin : blink180.z80
date +'    db ", Built %F %R"' > built180.z80
z80asm --list=blink180.lst --output=blink180.bin blink180.z80

```

Program saved as test180_2.z80

```

# File test180.z80
0000          ; Test program for the Z180 computer
0000          ; testing:
0000          ;   - MMU setup
0000          ;   - RAM as stack
0000          ; todo
0000          ;   - Serial
0000          ;   - RAM test
0000          ;   - copy test program to RAM and execute
0000          ;   - test all RAM using MEMSEL
0000
0000          ; Internal ports
0000 CBR:    equ 0x0038 ;MMU Common Base Register
0000 BBR:    equ 0x0039 ;MMU Bank Base Register
0000 CBAR:   equ 0x003a ;MMU Common/Bank Area Register
0000
0000          ; External ports
0000 LEDOFF: equ 0x42  ;Write turns LED off
0000 LEDON:  equ 0x43  ;Write turns LED on
0000
0000 boot:
0000
0000          ; Set up the MMU
0000
0000          ; Common Bank 0
0000          ;   logical: 0x0000 - 0xefff
0000          ;   physical: 0x00000 - 0x0efff
0000          ; Bank Area, not used in this test (probably?)
0000          ; Common Bank 1
0000          ;   logical: 0xf000 - 0xffff
0000          ;   physical: 0x8f000 - 0x8ffff
0000
0000 3e 80
0002 01 38 00
0005 ed 79
0007 3e 00
0009 01 39 00
000c ed 79
000e 3e ff
0010 01 3a 00
0013 ed 79
0015
0015 31 00 00
0018
0018          ; Initialize other devices
0018          ;   for now just blink LED
0018
0018 06 01
001a cd 4d 00
001d 06 03
001f cd 6a 00
0022
0022 06 02
0024 cd 4d 00
0027 06 03
0029 cd 6a 00
002c
002c 06 03
002e cd 4d 00
0031 06 03
0033 cd 6a 00
0036
0036 06 04
0038 cd 4d 00
003b 06 03
003d cd 6a 00
0040
0040 testloop:
0040 06 0a
0042 cd 4d 00
0045 06 03
0047 cd 6a 00
004a c3 40 00
004d
004d          ; ledblink flashes the LED
004d          ; number of times in B reg

```

```
| 004d          ; using reg: a, b, hl
| 004d 21 ff ff ledblink:
|           ld hl,0xffff
| 0050 3e 01    ld a,1
| 0052 d3 43    out(LEDON),a
| 0054          ledonLoop:
|           dec hl
| 0055 7c        ld a,h
|           or l
| 0056 b5        jp nz,ledonloop
| 0057 c2 54 00   ld hl,0xffff
| 005a 21 ff ff   ld a,0
|           out(LEDOFF),a
| 005f d3 42
| 0061          ledoffloop:
|           dec hl
| 0062 7c        ld a,h
|           or l
| 0063 b5        jp nz,ledoffloop
| 0064 c2 61 00   djnz ledblink
| 0067 10 e4
| 0069 c9        ret
| 006a
| 006a          ; delays makes a delay multiplied
|           ; by number of times in B reg
| 006a          ; using reg: a, b, hl
| 006a          delays:
| 006a 21 ff ff   ld hl,0xffff
| 006d          delayloop:
|           dec hl
| 006d 2b        ld a,h
|           or l
| 006e 7c        jp nz,delayloop
| 006f b5        ld hl,0xffff
| 0070 c2 6d 00
| 0073 21 ff ff
| 0076          delay2loop:
|           dec hl
| 0076 2b        ld a,h
|           or l
| 0077 7c        jp nz,delay2loop
| 0078 b5        djnz delays
| 0079 c2 76 00
| 007c 10 ec
| 007e c9        ret
| 007f
| 007f          built:
|           include "tbuilt180.z80"
| 007f ..         db ", Built 2021-08-16 14:05"
# End of file tbuilt180.z80
0097 00         db 0
# End of file test180.z80
0098
```

Logic analyser showing call when writing return address to RAM.



Test program with serial output

2021-08-17

Saved as test180_3.z80

```
# File test180.z80
0000 ; Test program for the Z180 computer
0000 ; test180.z80
0000 ;
0000 ; testing:
0000 ; - MMU setup
0000 ; - RAM as stack
0000 ; - Serial
0000 ; todo
0000 ; - RAM test
0000 ; - copy test program to RAM and execute
0000 ; - test all RAM using MEMSEL
0000
0000 ; Internal ports
0000
0000 ; ASCII Registers port 0 and 1
CNTLA0: equ 0x0000 ;ASCII Channel Control Register A 0
CNTLA1: equ 0x0001 ;ASCII Channel Control Register A 1
CNTLB0: equ 0x0002 ;ASCII Control Register B 0
CNTLB1: equ 0x0003 ;ASCII Control Register B 1
STAT0: equ 0x0004 ;ASCII Status Register 0
STAT1: equ 0x0005 ;ASCII Status Register 1
TDR0: equ 0x0006 ;ASCII Transmit Data Register 0
TDR1: equ 0x0007 ;ASCII Transmit Data Register 1
RDR0: equ 0x0008 ;ASCII Receive Data FIFO 0
RDR1: equ 0x0009 ;ASCII Receive Data FIFO 1
0000
0000 ; MMU Registers
CBR: equ 0x0038 ;MMU Common Base Register
BBR: equ 0x0039 ;MMU Bank Base Register
CBAR: equ 0x003a ;MMU Common/Bank Area Register
0000
0000 ; External ports
0000
```

```

0000 ;Select EPROM or RAM on address 0x0000 - 0x3fffff
0000 ROMSEL: equ 0x40 ;Write selects EPROM (reset condition)
0000 RAMSEL: equ 0x41 ;Write selects RAM
0000
0000 ;LED on/off
0000 LEDOFF: equ 0x42 ;Write turns LED off (reset condition)
0000 LEDON: equ 0x43 ;Write turns LED on
0000
0000 ;SPI device select and AVR reset
0000 CSPORT: equ 0x44 ;Write to bit 0 - 3 (reset condition, all 0)
0000 ;Bit 0: select SD_CS0 when set to 1
0000 ;Bit 1: select SD_CS1 when set to 1
0000 ;Bit 2: select ATSS (AVR) when set to 1
0000 ;Bit 1: reset AVR when set to 1
0000 ; if JP8 pin 2-3 connected
0000
0000
0000 boot:
0000
0000 init:
0000
0000 ; Set up the MMU
0000 ;
0000 ; Common Bank 0
0000 ; logical: 0x0000 - 0xefff
0000 ; physical: 0x00000 - 0x0efff
0000 ; Bank Area, not used in this test (probably?)
0000 ; Common Bank 1
0000 ; logical: 0xf000 - 0xfffff
0000 ; physical: 0x8f000 - 0x8fffff
0000
0000 3e 80
0002 01 38 00
0005 ed 79
0007 3e 00
0009 01 39 00
000c ed 79
000e 3e ff
0010 01 3a 00
0013 ed 79
0015
0015 31 00 00
0018
0018 ; Initialize devices
0018 ; and blink LED
0018
0018 06 01
001a cd 6f 00
001d 06 03
001f cd 8c 00
0022
0022 cd 46 00
0025 06 02
0027 cd 6f 00
002a 06 03
002c cd 8c 00
002f
002f 06 03
0031 cd 6f 00
0034 06 03
0036 cd 8c 00
0039
0039 06 04
003b cd 6f 00
003e 06 03
0040 cd 8c 00
0043
0043 c3 a1 00
0046
0046 ; ASCII routines
0046
0046 ; Initialize port 0
0046 asci0init:
0046 3e 64
0048 ld a, 01100100b
0048 ; bit 7 = 0: MPE - disabled
0048 ; bit 6 = 1: RE - Rx enabled
0048 ; bit 5 = 1: TE - Tx enabled
0048 ; bit 4 = 0: RTS0 - set to low, RTS active (?)
0048 ; bit 3 = 0: MPBR/EFR - not used
0048 ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
0048 01 00 00
004b ed 79
004d
004d ; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
004d ; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
004d 3e 21
004f ld a, 00100001b
004f ; bit 7 = 0: MPBT - disabled
004f ; bit 6 = 0: MP - disabled
004f ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
004f ; bit 4 = 0: PEO - ignored as no parity configured
004f ; bit 3 = 0: DR - Clock factor = 16
004f ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2

```

```
004f 01 02 00          ld bc, CNTLB0
0052 ed 79          out (c), a
0054
0054 c9          ret
0055
0055 ; Output a character on port 0
0055 ; reg E contains character to output
0055 asci0putc:
0055 01 04 00          ld bc, STAT0
0058 ed 78          in a, (c)
005a e6 02          and 00000010b ;test bit 1 = TDRE: Transmit Data Register Empty
005c 28 f7          jr z, asci0putc ;not empty yet
005e 7b          ld a, e
005f 01 06 00          ld bc, TDR0
0062 ed 79          out (c), a      ;output character
0064 c9          ret
0065
0065 ; Output a character string on port 0
0065 ; reg HL points to string to output
0065 ; the string is ended by 0
0065 asci0pstr:
0065 7e          ld a, (hl)
0066 b7          or a
0067 c8          ret z
0068 5e          ld e, (hl)
0069 23          inc hl
006a cd 55 00          call asci0putc
006d 18 f6          jr asci0pstr
006f
006f ; ledblink flashes the LED
006f ; number of times in B reg
006f ; using reg: a, b, hl
006f ledblink:
006f 21 ff ff          ld hl, 0xffff
0072 3e 01          ld a, 1
0074 d3 43          out(LEDON), a
0076
0076 2b          dec hl
0077 7c          ld a, h
0078 b5          or l
0079 c2 76 00          jp nz, ledonloop
007c 21 ff ff          ld hl, 0xffff
007f 3e 00          ld a, 0
0081 d3 42          out(LEDOFF), a
0083
0083 2b          dec hl
0084 7c          ld a, h
0085 b5          or l
0086 c2 83 00          jp nz, ledoffloop
0089 10 e4          djnz ledblink
008b c9          ret
008c
008c ; delays makes a delay multiplied
008c ; by number of times in B reg
008c ; using reg: a, b, hl
008c delays:
008c 21 ff ff          ld hl, 0xffff
008f
008f 2b          dec hl
0090 7c          ld a, h
0091 b5          or l
0092 c2 8f 00          jp nz, delaylloop
0095 21 ff ff          ld hl, 0xffff
0098
0098 2b          dec hl
0099 7c          ld a, h
009a b5          or l
009b c2 98 00          jp nz, delay2loop
009e 10 ec          djnz delays
00a0 c9          ret
00a1
00a1 ; Main test loop
00a1 testloop:
00a1 06 08          ld b, 8
00a3 cd 6f 00          call ledblink
00a6 06 03          ld b, 3
00a8 cd 8c 00          call delays
00ab
00ab 21 b4 00          ld hl, built
00ae cd 65 00          call asci0pstr
00b1
00b1 c3 a1 00          jp testloop
00b4
00b4 built:
00b4 ..          db "Test program for Z180 computer "
00d3           include "tbuilt180.z80"
00d3 ..          db ", Built 2021-08-17 16:46"
# End of file tbuilt180.z80
00eb .. 0a          db '\r', '\n'
00ed 00          db 0
00ee
# End of file test180.z80
00ee
```

For some mysterious reason it was not possible to have a jmp init after the label boot: and put the built: text before init.

TODO: More experimenting with MMU setup is needed.

Test program with serial output and input on ports 0 & 1

2021-08-18

Saved as test180_5.z80

```
; Test program for the Z180 computer
; test180.z80
;
; testing:
;   - MMU setup
;   - RAM as stack
;   - Serial output port 0 & 1
;   - Serial input port 0 & 1
; todo
;   - RAM test
;   - copy test program to RAM and execute
;   - test all RAM using MEMSEL
;   - interrupt test

; Internal ports

; ASCII Registers port 0 and 1
CNTLA0: equ 0x0000 ;ASCII Channel Control Register A 0
CNTLA1: equ 0x0001 ;ASCII Channel Control Register A 1
CNTLB0: equ 0x0002 ;ASCII Control Register B 0
CNTLB1: equ 0x0003 ;ASCII Control Register B 1
STAT0: equ 0x0004 ;ASCII Status Register 0
STAT1: equ 0x0005 ;ASCII Status Register 1
TDR0: equ 0x0006 ;ASCII Transmit Data Register 0
TDR1: equ 0x0007 ;ASCII Transmit Data Register 1
RDR0: equ 0x0008 ;ASCII Receive Data FIFO 0
RDR1: equ 0x0009 ;ASCII Receive Data FIFO 1

; MMU Registers
CBR: equ 0x0038 ;MMU Common Base Register
BBR: equ 0x0039 ;MMU Bank Base Register
CBAR: equ 0x003a ;MMU Common/Bank Area Register

; External ports

;Select EPROM or RAM on address 0x0000 - 0x3fffff
ROMSEL: equ 0x40 ;Write selects EPROM (reset condition)
RAMSEL: equ 0x41 ;Write selects RAM

;LED on/off
LEDOFF: equ 0x42 ;Write turns LED off (reset condition)
LEDON: equ 0x43 ;Write turns LED on

;SPI device select and AVR reset
CSPORT: equ 0x44 ;Write to bit 0 - 3 (reset condition, all 0)
;Bit 0: select SD_CS0 when set to 1
;Bit 1: select SD_CS1 when set to 1
;Bit 2: select ATSS (AVR) when set to 1
;Bit 1: reset AVR when set to 1
;           if JP8 pin 2-3 connected

boot:
init:

; Set up the MMU
;
; Common Bank 0
;   logical: 0x0000 - 0xffff
;   physical: 0x00000 - 0x0ffff, EPROM (or low RAM if enabled)
; Bank Area, not used in this test (probably?)
; Common Bank 1
;   logical: 0xf000 - 0xffff
;   physical: 0x8f000 - 0x8ffff, high RAM
;
; the inner workings of the MMU is a bit mysterious
; but this configuration works. TODO investigate further

    ld a, 0x80
    ld bc, CBR
    out (c), a
    ld a, 0x00
    ld bc, BBR
    out (c), a
    ld a, 0xff
```

```

        ld bc, CBAR
        out (c), a

; Set up Stack Pointer (first push/call will wrap to 0xffff)
        ld sp, 0x0000

; Initialize devices
; and blink LED

        ld b, 1      ;1 blink, MMU initialized
        call ledblink
        ld b, 3
        call delays

        call asci0init
        ld b, 2      ;2 blinks, ASCII 0 initialized
        call ledblink
        ld b, 3
        call delays

        call ascilinit
        ld b, 3      ;3 blinks, ASCII 1 initialized
        call ledblink
        ld b, 3
        call delays

        jp testloop

; ASCII routines

; Initialize port 0
asci0init:
        ld a, 01100100b
        ; bit 7 = 0: MPE - disabled
        ; bit 6 = 1: RE - Rx enabled
        ; bit 5 = 1: TE - Tx enabled
        ; bit 4 = 0: RTS0 - set to low, RTS active (?)
        ; bit 3 = 0: MPBR/EFR - not used
        ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
        ld bc, CNTLA0
        out (c), a

; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
        ld a, 00100001b
        ; bit 7 = 0: MPBT - disabled
        ; bit 6 = 0: MP - disabled
        ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
        ; bit 4 = 0: PEO - ignored as no parity configured
        ; bit 3 = 0: DR - Clock factor = 16
        ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2
        ld bc, CNTLB0
        out (c), a

        ret

; Output a character on port 0
; reg E contains character to output
asci0putc:
        ld bc, STAT0
        in a, (c)
        and 00000010b    ;test bit 1 = TDRE: Transmit Data Register Empty
        jr z, asci0putc ;not empty yet
        ld a, e
        ld bc, TDR0
        out (c), a       ;output character
        ret

; Input a character from port 0
; reg E contains the character
; if E == 0 no character is available
asci0getc:
        ld e, 0
        ld bc, STAT0
        in a, (c)
        and 10000000b    ;test bit 7 = RDRF: Recieve data in FIFO
        ret z            ;empty
        ld a, e
        ld bc, RDR0
        in a, (c)        ;input character
        ld e, a
        ret

; Output a character string on port 0
; reg HL points to string to output
; the string is ended by 0
asci0pstr:
        ld a, (hl)
        or a
        ret z
        ld e, (hl)
        inc hl
        call asci0putc

```

```

jr asci0pstr

; Initialize port 1
ascilinit:
    ld a, 01100100b
        ; bit 7 = 0: MPE - disabled
        ; bit 6 = 1: RE - Rx enabled
        ; bit 5 = 1: TE - Tx enabled
        ; bit 4 = 0: RTS0 - set to low, RTS active (?)
        ; bit 3 = 0: MPBR/EFR - not used
        ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
    ld bc, CNTLA1
    out (c), a

; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
    ld a, 00100001b
        ; bit 7 = 0: MPBT - disabled
        ; bit 6 = 0: MP - disabled
        ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
        ; bit 4 = 0: PEO - ignored as no parity configured
        ; bit 3 = 0: DR - Clock factor = 16
        ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2
    ld bc, CNTLB1
    out (c), a

    ret

; Output a character on port 1
; reg E contains character to output
ascilputc:
    ld bc, STAT1
    in a, (c)
    and 00000010b    ;test bit 1 = TDRE: Transmit Data Register Empty
    jr z, ascilputc ;not empty yet
    ld a, e
    ld bc, TDR1
    out (c), a       ;output character
    ret

; Input a character from port 1
; reg E contains the character
; if E == 0 no character is available
ascilgetc:
    ld e, 0
    ld bc, STAT1
    in a, (c)
    and 10000000b    ;test bit 7 = RDRF: Recieve data in FIFO
    ret z            ;empty
    ld a, e
    ld bc, RDR1
    in a, (c)        ;input character
    ld e, a
    ret

; Output a character string on port 1
; reg HL points to string to output
; the string is ended by 0
ascilpstr:
    ld a, (hl)
    or a
    ret z
    ld e, (hl)
    inc hl
    call ascilputc
    jr ascilpstr

; ledblink flashes the LED
; number of times in B reg
; using reg: a, b, hl
ledblink:
    ld hl, 0xffff
    ld a, 1
    out(LEDON), a
ledonloop:
    dec hl
    ld a, h
    or l
    jp nz, ledonloop
    ld hl, 0xffff
    ld a, 0
    out(LEDOFF), a
ledoffloop:
    dec hl
    ld a, h
    or l
    jp nz, ledoffloop
    djnz ledblink
    ret

; delays makes a delay multiplied
; by number of times in B reg
; using reg: a, b, hl

```

```

delays:
    ld hl, 0xffff
delay1loop:
    dec hl
    ld a, h
    or l
    jp nz, delay1loop
    ld hl, 0xffff
delay2loop:
    dec hl
    ld a, h
    or l
    jp nz, delay2loop
    djnz delays
    ret

; Main test loop
testloop:
    ld b, 5
    call ledblink
    ld b, 2
    call delays

    ld hl, asci0txt
    call asci0pstr
    ld hl, built
    call asci0pstr
    call asci0getc
    ld a, e
    or a
    jp z, asci0noin
    call asci0putc
    ld hl, inptxt
    call asci0pstr
asci0noin:
    ld hl, asci0txt
    call asci0pstr
    ld hl, built
    call asci0pstr
    call asci0getc
    ld a, e
    or a
    jp z, asci0noin
    call asci0putc
    ld hl, inptxt
    call asci0pstr
asci0noin:
    jp testloop

asci0txt:
    db "ASCII port 0 - "
    db 0
asci0txt:
    db "ASCII port 1 - "
    db 0

built:
    db "Test program for Z180 computer"
    include "tbuilt180.z80"
    db '\r', '\n'
    db 0

inptxt:
    db "<- was received"
    db '\r', '\n'
    db 0

```

Test program with MMU setup and serial output and input on ports 0 & 1

2021-08-19

Saved as test180_6.z80

MMU setup

```

...
0000          ; Set up the MMU
0000
0000          ; Common Bank 0
0000          ;   logical: 0x0000 - 0x1fff
0000          ;   physical: 0x00000 - 0x01ffff, EPROM (or low RAM if enabled)
0000          ; Bank Area
0000          ;   logical: 0x2000 - 0xefff
0000          ;   physical: 0x42000 - 0x4efff, low RAM above EPROM

```

```

0000 ; Common Bank 1
0000 ;   logical: 0xf000 - 0xfffff
0000 ;   physical: 0x8f000 - 0x8ffff, high RAM
0000 ;
0000 ; the inner workings of the MMU is a bit mysterious
0000 ;
0000
0000 3e f2      ld a, 0xf2    ;<CA><BA>
0002 01 3a 00    ld bc, CBAR
0005 ed 79      out (c), a
0007 3e 80      ld a, 0x80
0009 01 38 00    ld bc, CBR
000c ed 79      out (c), a
000e 3e 40      ld a, 0x40
0010 01 39 00    ld bc, BBR
0013 ed 79      out (c), a
...

```

Note the order in which the MMU registers are configured. If CBAR was configured last the addressing is wrong after configuring CBR.

Test program with MMU setup, RAM access and serial output and input on ports 0 & 1

2021-08-19

Saved as test180_7.z80

```

; Test program for the Z180 computer
; test180.z80
;
; testing:
;   - simple MMU setup
;   - RAM as stack
;   - Serial output port 0 & 1
;   - Serial input port 0 & 1
;   - MMU setup with Common Bank 0, Bank Area, Common Bank 1
; todo
;   - RAM test
;   - copy test program to RAM and execute
;   - test all RAM using MEMSEL
;   - interrupt test
;
; Internal ports
;
; ASCII Registers port 0 and 1
CNTLA0: equ 0x0000 ;ASCII Channel Control Register A 0
CNTLA1: equ 0x0001 ;ASCII Channel Control Register A 1
CNTLB0: equ 0x0002 ;ASCII Control Register B 0
CNTLB1: equ 0x0003 ;ASCII Control Register B 1
STAT0: equ 0x0004 ;ASCII Status Register 0
STAT1: equ 0x0005 ;ASCII Status Register 1
TDR0: equ 0x0006 ;ASCII Transmit Data Register 0
TDR1: equ 0x0007 ;ASCII Transmit Data Register 1
RDR0: equ 0x0008 ;ASCII Receive Data FIFO 0
RDR1: equ 0x0009 ;ASCII Receive Data FIFO 1
;
; MMU Registers
CBR: equ 0x0038 ;MMU Common Base Register
BBR: equ 0x0039 ;MMU Bank Base Register
CBAR: equ 0x003a ;MMU Common/Bank Area Register
;
; External ports
;
;Select EPROM or RAM on address 0x0000 - 0x3ffff
ROMSEL: equ 0x40 ;Write selects EPROM (reset condition)
RAMSEL: equ 0x41 ;Write selects RAM
;
;LED on/off
LEDOFF: equ 0x42 ;Write turns LED off (reset condition)
LEDON: equ 0x43 ;Write turns LED on
;
;SPI device select and AVR reset
CSPORT: equ 0x44 ;Write to bit 0 - 3 (reset condition, all 0)
;Bit 0: select SD_CS0 when set to 1
;Bit 1: select SD_CS1 when set to 1
;Bit 2: select ATSS (AVR) when set to 1
;Bit 3: reset AVR when set to 1
;           if JP8 pin 2-3 connected
;
boot:
init:

```

```

; Set up the MMU
;
; Common Bank 0
;   logical: 0x0000 - 0x1fff
;   physical: 0x00000 - 0x01ffff, EPROM (or low RAM if enabled)
; Bank Area
;   logical: 0x2000 - 0xefff
;   physical: 0x42000 - 0x4efff, low RAM above EPROM
; Common Bank 1
;   logical: 0xf000 - 0xffff
;   physical: 0x8f000 - 0x8ffff, high RAM
;
; the inner workings of the MMU is a bit mysterious
; but CBAR must be configured before CBR and BBR

    ld a, 0xf2    ;<CA><BA>
    ld bc, CBAR
    out (c), a
    ld a, 0x80
    ld bc, CBR
    out (c), a
    ld a, 0x40
    ld bc, BBR
    out (c), a

; Set up Stack Pointer (first push/call will wrap to 0xffff)
    ld sp, 0x0000

; Initialize devices
; and blink LED

    ld b, 1      ;1 blink, MMU initialized
    call ledblink
    ld b, 3
    call delays

    call asci0init
    ld b, 2      ;2 blinks, ASCII 0 initialized
    call ledblink
    ld b, 3
    call delays

    call ascilinit
    ld b, 3      ;3 blinks, ASCII 1 initialized
    call ledblink
    ld b, 3
    call delays

    ld a, 0
    ld (0x2021), a

    jp testloop

; ASCII routines

; Initialize port 0
asci0init:
    ld a, 01100100b
        ; bit 7 = 0: MPE - disabled
        ; bit 6 = 1: RE - Rx enabled
        ; bit 5 = 1: TE - Tx enabled
        ; bit 4 = 0: RTS0 - set to low, RTS active (?)
        ; bit 3 = 0: MPBR/EFR - not used
        ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
    ld bc, CNTLA0
    out (c), a

    ; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
    ; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
    ld a, 00100001b
        ; bit 7 = 0: MPBT - disabled
        ; bit 6 = 0: MP - disabled
        ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
        ; bit 4 = 0: PEO - ignored as no parity configured
        ; bit 3 = 0: DR - Clock factor = 16
        ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2
    ld bc, CNTLB0
    out (c), a

    ret

; Output a character on port 0
; reg E contains character to output
asci0putc:
    ld bc, STAT0
    in a, (c)
    and 00000010b    ;test bit 1 = TDRE: Transmit Data Register Empty
    jr z, asci0putc ;not empty yet
    ld a, e
    ld bc, TDR0
    out (c), a       ;output character
    ret

```

```

; Input a character from port 0
; reg E contains the character
; if E == 0 no character is available
asci0getc:
    ld e, 0
    ld bc, STAT0
    in a, (c)
    and 10000000b ;test bit 7 = RDRF: Recieve data in FIFO
    ret z           ;empty
    ld a, e
    ld bc, RDR0
    in a, (c)       ;input character
    ld e, a
    ret

; Output a character string on port 0
; reg HL points to string to output
; the string is ended by 0
asci0pstr:
    ld a, (hl)
    or a
    ret z
    ld e, (hl)
    inc hl
    call asci0putc
    jr asci0pstr

; Initialize port 1
ascilinit:
    ld a, 01100100b
        ; bit 7 = 0: MPE - disabled
        ; bit 6 = 1: RE - Rx enabled
        ; bit 5 = 1: TE - Tx enabled
        ; bit 4 = 0: RTS0 - set to low, RTS active (?)
        ; bit 3 = 0: MPBR/EFR - not used
        ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
    ld bc, CNTLA1
    out (c), a

    ; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
    ; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
    ld a, 00100001b
        ; bit 7 = 0: MPBT - disabled
        ; bit 6 = 0: MP - disabled
        ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
        ; bit 4 = 0: PEO - ignored as no parity configured
        ; bit 3 = 0: DR - Clock factor = 16
        ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2
    ld bc, CNTLB1
    out (c), a

    ret

; Output a character on port 1
; reg E contains character to output
ascilputc:
    ld bc, STAT1
    in a, (c)
    and 00000010b ;test bit 1 = TDRE: Transmit Data Register Empty
    jr z, ascilputc ;not empty yet
    ld a, e
    ld bc, TDR1
    out (c), a      ;output character
    ret

; Input a character from port 1
; reg E contains the character
; if E == 0 no character is available
ascilgetc:
    ld e, 0
    ld bc, STAT1
    in a, (c)
    and 10000000b ;test bit 7 = RDRF: Recieve data in FIFO
    ret z           ;empty
    ld a, e
    ld bc, RDR1
    in a, (c)       ;input character
    ld e, a
    ret

; Output a character string on port 1
; reg HL points to string to output
; the string is ended by 0
ascilpstr:
    ld a, (hl)
    or a
    ret z
    ld e, (hl)
    inc hl
    call ascilputc
    jr ascilpstr

```

```
; ledblink flashes the LED
; number of times in B reg
; using reg: a, b, hl
ledblink:
    ld hl, 0xffff
    ld a, 1
    out(LEDON), a
ledonloop:
    dec hl
    ld a, h
    or l
    jp nz, ledonloop
    ld hl, 0xffff
    ld a, 0
    out(LEDOFF), a
ledoffloop:
    dec hl
    ld a, h
    or l
    jp nz, ledoffloop
    djnz ledblink
    ret

; delays makes a delay multiplied
; by number of times in B reg
; using reg: a, b, hl
delays:
    ld hl, 0xffff
delay1loop:
    dec hl
    ld a, h
    or l
    jp nz, delay1loop
    ld hl, 0xffff
delay2loop:
    dec hl
    ld a, h
    or l
    jp nz, delay2loop
    djnz delays
    ret

; Main test loop
testloop:
    ld b, 5
    call ledblink
    ld b, 2
    call delays

    ld hl, asci0txt
    call asci0pstr
    ld hl, indicator
    ld b, 0
    ld a, (0x2021)
    ld c, a
    add hl, bc
    ld e, (hl)
    call asci0putc
    ld hl, built
    call asci0pstr
    call asci0getc
    ld a, e
    or a
    jp z, asci0noin
    call asci0putc
    ld hl, inptxt
    call asci0pstr
asci0noin:
    ld hl, asciltxt
    call ascilpstr
    ld hl, indicator
    ld b, 0
    ld a, (0x2021)
    ld c, a
    add hl, bc
    ld e, (hl)
    call ascilputc
    ld hl, built
    call ascilpstr
    call ascilgetc
    ld a, e
    or a
    jp z, ascilnoin
    call ascilputc
    ld hl, inptxt
    call ascilpstr
ascilnoin:
;Indicator index for messages

    ld a, (0x2021)
    inc a
```

```

        and 00000011b
        ld (0x2021), a

        jp testloop

ascii0txt:
        db "ASCII port 0 "
        db 0
asci1txt:
        db "ASCII port 1 "
        db 0

indicator:
        db '|', '/', '-', '\'

built:
        db " Test program for Z180 computer"
        include "tbuilt180.z80"
        db '\r', '\n'
        db 0

inptxt:
        db "<- was received"
        db '\r', '\n'
        db 0

```

Test program of MMU setup

2021-08-20

Only the MMU setup is somewhat changed in this setup.

Saved as test180_8.z80

```

...
; Set up the MMU
;
; Common Bank 0, 4KB
;   logical: 0x0000 - 0xffff
;   physical: 0x00000 - 0x00ffff, EPROM or start of low RAM if enabled
; Bank Area, 56KB
;   logical: 0x1000 - 0xe000
;   physical: 0x41000 - 0x4efff, low RAM chip above EPROM
; Common Bank 1, 4KB
;   logical: 0xf000 - 0xffff
;   physical: 0xff000 - 0xfffff, end of high RAM chip
;
; The MMU function is a bit mysterious but I learned that CBAR
; must be configured before CBR and BBR otherwise strange
; things will happen.

ld a, 0xf1    ;<CA><BA>
ld bc, CBAR
out (c), a
ld a, 0xf0
ld bc, CBR
out (c), a
ld a, 0x40
ld bc, BBR
out (c), a
...

```

Test program copied to RAM and running from there

2021-08-21

Saved as test180_11.z80

```

# File test180.z80
0000          ; Test program for the Z180 computer
0000          ; test180.z80
0000
0000          ; testing:
0000          ;   - simple MMU setup
0000          ;   - RAM as stack
0000          ;   - Serial output port 0 & 1
0000          ;   - Serial input port 0 & 1
0000          ;   - MMU setup with Common Bank 0, Bank Area, Common Bank 1

```

```

0000      ; - simple RAM test
0000      ; - copy test program to RAM and execute
0000      ; - switch to low RAM using MEMSEL
0000      ; - test 74LS74 select outputs
0000      ; todo
0000      ; - test all RAM using MEMSEL
0000      ; - interrupt test
0000
0000      ; Internal ports
0000
0000      ; ASCII Registers port 0 and 1
0000      CNTLA0: equ 0x0000 ;ASCII Channel Control Register A 0
0000      CNTLA1: equ 0x0001 ;ASCII Channel Control Register A 1
0000      CNTLB0: equ 0x0002 ;ASCII Control Register B 0
0000      CNTLB1: equ 0x0003 ;ASCII Control Register B 1
0000      STAT0: equ 0x0004 ;ASCII Status Register 0
0000      STAT1: equ 0x0005 ;ASCII Status Register 1
0000      TDR0:  equ 0x0006 ;ASCII Transmit Data Register 0
0000      TDR1:  equ 0x0007 ;ASCII Transmit Data Register 1
0000      RDR0:  equ 0x0008 ;ASCII Receive Data FIFO 0
0000      RDR1:  equ 0x0009 ;ASCII Receive Data FIFO 1
0000
0000      ; MMU Registers
0000      CBR:   equ 0x0038 ;MMU Common Base Register
0000      BBR:   equ 0x0039 ;MMU Bank Base Register
0000      CBAR:  equ 0x003a ;MMU Common/Bank Area Register
0000
0000      ; External ports
0000
0000      ;Select EPROM or RAM on address 0x0000 - 0x3ffff
0000      ROMSEL: equ 0x40    ;Write selects EPROM (reset condition)
0000      RAMSEL: equ 0x41    ;Write selects RAM
0000
0000      ;LED on/off
0000      LEDOFF: equ 0x42   ;Write turns LED off (reset condition)
0000      LEDON:  equ 0x43   ;Write turns LED on
0000
0000      ;SPI device select and AVR reset
0000      CSPORT: equ 0x44   ;Write to bit 0 - 3 (reset condition, all 0)
0000          ;Bit 0: select SD_CS0 when set to 1
0000          ;Bit 1: select SD_CS1 when set to 1
0000          ;Bit 2: select ATSS (AVR) when set to 1
0000          ;Bit 1: reset AVR when set to 1
0000          ;           if JP8 pin 2-3 connected
0000
0000
0000      boot:
0000
0000      init:
0000
0000      ; Set up the MMU
0000      ;
0000      ; Common Bank 0, 4KB
0000      ;     logical: 0x0000 - 0x0fff
0000      ;     physical: 0x000000 - 0x000fff, EPROM or start of low RAM if enabled
0000      ; Bank Area, 56KB
0000      ;     logical: 0x1000 - 0xffff
0000      ;     physical: 0x41000 - 0x4efff, low RAM chip above EPROM
0000      ; Common Bank 1, 4KB
0000      ;     logical: 0xf000 - 0xffff
0000      ;     physical: 0xff000 - 0xfffff, end of high RAM chip
0000
0000      ; The MMU function is a bit mysterious but I learned that CBAR
0000      ; must be configured before CBR and BBR otherwise strange
0000      ; things will happen.
0000
0000      3e f1      ;<CA><BA>
0002 01 3a 00      ld bc, CBAR
0005 ed 79      out (c), a
0007 3e f0      ld a, 0xf0
0009 01 38 00      ld bc, CBR
000c ed 79      out (c), a
000e 3e 40      ld a, 0x40
0010 01 39 00      ld bc, BBR
0013 ed 79      out (c), a
0015
0015      HIRAM: equ 0xf000
0015
0015      ; copy the program to high RAM
0015 01 c9 01      ld bc, prgend - prgstart
0018 21 2e 00      ld hl, prgineeprom
001b 11 00 f0      ld de, HIRAM
001e
001e 78      cloop:
001f b1      ld a,b
0020 ca 2b 00      or c
0023 7e      jp z,cpend
0024 23      ld a,(hl)
0025 12      inc hl
0026 13      ld (de),a
0027 0b      inc de
0028 c3 1e 00      dec bc
0029          jp cloop
002b      cpend:

```

```

002b c3 00 f0      jp HIRAM    ; jump to the copied code
002e
002e
002e
002e
f000
f000
f000      prgineprom:
f000      org HIRAM
f000      prgstart:
f000      ; Set up Stack Pointer (first push/call will wrap to 0xffff)
f000      ld sp, 0x0000
f003
f003      ; Initialize devices
f003      ; and blink LED
f003
f003      f003 06 01      ld b, 1      ;1 blink, MMU initialized
f005      cd aa f0      call ledblink
f008      06 02      ld b, 2
f00a      cd c7 f0      call delays
f00d
f00d      f00d cd 34 f0      call asci0init
f010      06 02      ld b, 2      ;2 blinks, ASCII 0 initialized
f012      cd aa f0      call ledblink
f015      06 02      ld b, 2
f017      cd c7 f0      call delays
f01a
f01a      f01a cd 6f f0      call ascilinit
f01d      06 03      ld b, 3      ;3 blinks, ASCII 1 initialized
f01f      cd aa f0      call ledblink
f022      06 02      ld b, 2
f024      cd c7 f0      call delays
f027
f027      f027 3e 00      ld a, 0
f029      32 c9 f1      ld (indindex), a
f02c
f02c      f02c 3e 11      ld a, 00010001b
f02e      32 ca f1      ld (cspattern), a
f031
f031      f031 c3 dc f0      jp testloop
f034
f034      f034 routines
f034
f034      ; Initialize port 0
f034      f034 asci0init:
f034      f034 3e 64      ld a, 01100100b
f036
f036      f036      ; bit 7 = 0: MPE - disabled
f036      f036      ; bit 6 = 1: RE - Rx enabled
f036
f036      f036      ; bit 5 = 1: TE - Tx enabled
f036
f036      f036      ; bit 4 = 0: RTS0 - set to low, RTS active (?)
f036
f036      f036      ; bit 3 = 0: MPBR/EFR - not used
f036
f036      f036      ; bit 2 - 0 = 100 - Start + 8 bit data + 1 stop
f036      01 00 00
f039      ed 79      ld bc, CNTLA0
f03b
f03b      f03b      out (c), a
f03b
f03b      ; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
f03b      f03b      ; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
f03b      f03b      ld a, 00100001b
f03d
f03d      f03d      ; bit 7 = 0: MPBT - disabled
f03d      f03d      ; bit 6 = 0: MP - disabled
f03d
f03d      f03d      ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
f03d
f03d      f03d      ; bit 4 = 0: PEO - ignored as no parity configured
f03d
f03d      f03d      ; bit 3 = 0: DR - Clock factor = 16
f03d
f03d      f03d      ; bit 2 - 0 = 001: SS2-SS0 - Divide Ratio: 2
f03d      01 02 00
f040      ed 79      ld bc, CNTLB0
f042
f042      f042 c9      out (c), a
f042
f042      ret
f043
f043      f043      ; Output a character on port 0
f043      f043      ; reg E contains character to output
f043      f043 asci0putc:
f043      f043 01 04 00
f046      ed 78      ld bc, STAT0
f048      e6 02      in a, (c)
f04a      28 f7      and 00000010b ;test bit 1 = TDRE: Transmit Data Register Empty
f04c      7b      jr z, asci0putc ;not empty yet
f04d      01 06 00
f050      ed 79      ld a, e
f052      c9      ld bc, TDR0
f053
f053      f053      out (c), a ;output character
f053
f053      ret
f053
f053      f053      ; Input a character from port 0
f053      f053      ; reg E contains the character
f053      f053      ; if E == 0 no character is available
f053      f053 asci0getc:
f053      f053 1e 00
f055      01 04 00
f058      ed 78      ld e, 0
f05a      e6 80      ld bc, STAT0
f05c      c8      in a, (c)
f05d      7b      and 10000000b ;test bit 7 = RDRF: Recieve data in FIFO
f05e      01 08 00
f061      ed 78      ret z ;empty
f063      5f      ld a, e
f064      c9      ld bc, RDR0
f064      in a, (c) ;input character
f064      ld e, a
f064
f064      ret

```

```

f065          ; Output a character string on port 0
f065          ; reg HL points to string to output
f065          ; the string is ended by 0
f065          asci0pstr:
f065          ld a, (hl)
f066          or a
f067          ret z
f068          ld e, (hl)
f069          inc hl
f06a          call asci0putc
f06d          jr asci0pstr
f06f
f06f          ; Initialize port 1
f06f          asciilinit:
f06f          3e 64
f06f          ld a, 01100100b
f071          ; bit 7 = 0: MPE - disabled
f071          ; bit 6 = 1: RE - Rx enabled
f071          ; bit 5 = 1: TE - Tx enabled
f071          ; bit 4 = 0: RTS0 - set to low, RTS active (?)
f071          ; bit 3 = 0: MPBR/EFR - not used
f071          ; bit 2 = 0 = 100 - Start + 8 bit data + 1 stop
f071          ld bc, CNTLAI
f074          out (c), a
f076
f076          ; set Baudrate: PHI / (PS * DR * SS) = Baud Rate
f076          ; 9216000 Hz / (30 * 16 * 2) = 9600 Baud
f076          3e 21
f076          ld a, 00100001b
f078          ; bit 7 = 0: MPBT - disabled
f078          ; bit 6 = 0: MP - disabled
f078          ; bit 5 = 1: CTS/PS - prescale = 30 (PS as SS2-0 are not 111)
f078          ; bit 4 = 0: PEO - ignored as no parity configured
f078          ; bit 3 = 0: DR - Clock factor = 16
f078          ; bit 2 = 0 = 001: SS2-SS0 - Divide Ratio: 2
f078          ld bc, CNTLBI
f07b          out (c), a
f07d
f07d          c9
f07e          ret
f07e
f07e          ; Output a character on port 1
f07e          ; reg E contains character to output
f07e          asciiputc:
f07e          01 05 00
f081          ed 78
f083          e6 02
f085          28 f7
f087          7b
f088          01 07 00
f08b          ed 79
f08d          c9
f08e
f08e          ; Input a character from port 1
f08e          ; reg E contains the character
f08e          ; if E == 0 no character is available
f08e          asciigetc:
f08e          1e 00
f090          01 05 00
f093          ed 78
f095          e6 80
f097          c8
f098          7b
f099          01 09 00
f09c          ed 78
f09e          5f
f09f          c9
f0a0
f0a0          ; Output a character string on port 1
f0a0          ; reg HL points to string to output
f0a0          ; the string is ended by 0
f0a0          ascilpstr:
f0a0          7e
f0a1          b7
f0a2          c8
f0a3          5e
f0a4          23
f0a5          cd 7e f0
f0a8          18 f6
f0aa
f0aa          ; ledblink flashes the LED
f0aa          ; number of times in B reg
f0aa          ; using reg: a, b, hl
f0aa          ledblink:
f0aa          ld hl, 0xffff
f0ad          3e 01
f0af          d3 43
f0b1
f0b1          2b
f0b2          7c
f0b3          b5
f0b4          c2 b1 f0
f0b7          21 ff ff
f0ba          3e 00
f0bc          d3 42
out(LEDON), a
ledonloop:
dec hl
ld a, h
or l
jp nz, ledonloop
ld hl, 0xffff
ld a, 0
out(LEDOFF), a

```

```

f0be          ledoffloop:
f0be 2b        dec hl
f0bf 7c        ld a, h
f0c0 b5        or l
f0c1 c2 be f0  jp nz, ledoffloop
f0c4 10 e4    djnz ledblink
f0c6 c9        ret

f0c7          ; delays makes a delay multiplied
f0c7          ; by number of times in B reg
f0c7          ; using reg: a, b, hl
f0c7          delays:
f0c7 21 ff ff  ld hl, 0xffff
f0ca          delay1loop:
f0ca 2b        dec hl
f0cb 7c        ld a, h
f0cc b5        or l
f0cd c2 ca f0  jp nz, delay1loop
f0d0 21 ff ff  ld hl, 0xffff
f0d3          delay2loop:
f0d3 2b        dec hl
f0d4 7c        ld a, h
f0d5 b5        or l
f0d6 c2 d3 f0  jp nz, delay2loop
f0d9 10 ec    djnz delays
f0db c9        ret

f0dc          ; Main test loop
f0dc          testloop:
f0dc 06 01    ld b, 1
f0de cd aa f0  call ledblink
f0e1 06 01    ld b, 1
f0e3 cd c7 f0  call delays


f0e6          ld a, 1
f0e8 d3 41    out (RAMSEL), a
f0ea 06 02    ld b, 2
f0ec cd c7 f0  call delays
f0ef 3e 01    ld a, 1
f0f1 d3 40    out (ROMSEL), a
f0f3          ld hl, asci0txt
f0f6 cd 65 f0  call asci0pstr
f0f9 21 78 f1  ld hl, indicator
f0fc 06 00    ld b, 0
f0fe 3a c9 f1  ld a, (indindex)
f101 4f        ld c, a
f102 09        add hl, bc
f103 5e        ld e, (hl)
f104 cd 43 f0  call asci0putc
f107 21 7c f1  ld hl, built
f10a cd 65 f0  call asci0pstr
f10d cd 53 f0  call asci0getc
f110 7b        ld a, e
f111 b7        or a
f112 ca 1e f1  jp z, asci0noin
f115 cd 43 f0  call asci0putc
f118 21 b6 f1  ld hl, inptxt
f11b cd 65 f0  call asci0pstr
f11e          asci0noin:
f11e 21 6b f1  ld hl, asci1txt
f121 cd a0 f0  call asci1pstr
f124 21 78 f1  ld hl, indicator
f127 06 00    ld b, 0
f129 3a c9 f1  ld a, (indindex)
f12c 4f        ld c, a
f12d 09        add hl, bc
f12e 5e        ld e, (hl)
f12f cd 7e f0  call asci1putc
f132 21 7c f1  ld hl, built
f135 cd a0 f0  call asci1pstr
f138 cd 8e f0  call asci1getc
f13b 7b        ld a, e
f13c b7        or a
f13d ca 49 f1  jp z, asci1noin
f140 cd 7e f0  call asci1putc
f143 21 b6 f1  ld hl, inptxt
f146 cd a0 f0  call asci1pstr
f149          asci1noin:
f149          ;Indicator index for messages
f149          ld a, (indindex)
f149          inc a
f14d e6 03    and 00000011b
f14f 32 c9 f1  ld (indindex), a


f152          ;Chip Select and reset output
f152 3a ca f1  ld a, (cspattern)
f155 d3 44    out (CSPORT), a
f157 07        rlca
f158 32 ca f1  ld (cspattern), a

```

```
f15b          jp testloop
f15b c3 dc f0
f15e
f15e          asci0txt:
f15e ..        db "ASCII port 0 "
f16a 00        db 0
f16b          asc1txt:
f16b ..        db "ASCII port 1 "
f177 00        db 0
f178
f178          indicator:
f178 .. 2f 2d 5c    db '|', '/', '-', '\\'
f17c
f17c          built:
f17c ..        db " Test program for Z180 computer"
f19b          include "tbuilt180.z80"
f19b ..        db ", built 2021-08-21 16:54"
# End of file tbuilt180.z80
f1b3 .. 0a      db '\r', '\n'
f1b5 00        db 0
f1b6
f1b6          inptxt:
f1b6 ..        db "<- was received"
f1c6 .. 0a      db '\r', '\n'
f1c8 00        db 0
f1c9
f1c9          prgend:
f1c9
f1c9          indindex:
f1c9 00        db 0
f1ca
f1ca          cspattern:
f1ca 00        db 0
f1cb
# End of file test180.z80
f1cb
```

Lab setup when running this test program:





Test output:




When running in RAM the 3 wait states when accessing memory may be modified as the AS6C4008-55PCN 512KB x 8 SRAM has an access time of 55ns while the M27C2001-10F1 256KB x 8 EPROM has an access time of 100ns (M27C2001-15 has 150ns access time).

AVR test programs

Simple blink and serial test

2021-08-16

Uploaded to the AVR trough the ICSP interface using Bus Pirate.



```

/*
Blink_diy

Blinks a LED and prints a message on the serial port.

Most Arduinos have an on-board LED you can control.
On the UNO, MEGA and ZERO it is attached to
digital pin 13, LED_BUILTIN is set to the correct LED pin
independent of which board is used.
So also on the Ardini Uno look-alike on the Z180 computer board.

This is derived from example code that is in the public domain.

http://www.arduino.cc/en/Tutorial/Blink
*/
int loopcnt;

// the setup function runs once when you press reset or power the board
void setup() {
  // initialize digital pin LED_BUILTIN as an output.
  pinMode(LED_BUILTIN, OUTPUT);

  //Initialize serial and wait for port to open:
  Serial.begin(9600);
  while (!Serial) {
    ; // wait for serial port to connect. Needed for native USB port only
  }

  // prints title with ending line break
  Serial.println("My DIY Arduino");

  loopcnt = 2;
}

// the loop function runs over and over again forever
void loop() {
  digitalWrite(LED_BUILTIN, HIGH);    // turn the LED on (HIGH is the voltage level)
  delay(250);                      // wait for a 1/4 second
  digitalWrite(LED_BUILTIN, LOW);     // turn the LED off by making the voltage LOW
  delay(250);                      // wait for a 1/4 second
  digitalWrite(LED_BUILTIN, HIGH);    // turn the LED on (HIGH is the voltage level)
  delay(250);                      // wait for a 1/4 second
}

```

```
| digitalWrite(LED_BUILTIN, LOW);      // turn the LED off by making the voltage LOW
| delay(1000);                      // wait for a second
| Serial.print("blinked ");
| Serial.print(loopcnt);
| Serial.println(" times");
| loopcnt += 2;
| }
```

Retrieved from 'http://192.168.42.21/mediawiki/index.php?title=Z180_computer_test_programs&oldid=8500'

This page was last modified on 21 August 2021, at 18:57.