

$$G = 1 \cdot \frac{1}{3} \cdot 1 \cdot \frac{2}{3} \cdot 1 = \frac{2}{9}$$

$$B = \frac{C \cdot 0}{C \cdot 0} + \frac{C \cdot 0}{9} = \frac{1}{7} \cdot \frac{1}{9} = \frac{10000}{9}$$

$$F = GB + \frac{2}{9} \cdot \frac{1}{7} \cdot \frac{10000}{9} = \frac{5}{9} \cdot \frac{25}{9} \cdot \frac{9}{9}$$


$$F = \frac{5}{92} \cdot \frac{1}{3} \cdot \frac{1}{9} = \frac{5}{9} \cdot \frac{1}{9} = \frac{10000}{9} = \frac{1760.6}{5 \cdot 68}$$

$$H = \frac{1}{9} \cdot \frac{9}{9} + \frac{1760.6}{5 \cdot 68} = \frac{1760.6}{5 \cdot 68}$$

$$V = \frac{1}{9} \cdot \frac{1}{9} \cdot \frac{1}{9} = \frac{1}{9} \cdot \frac{1}{9} = \frac{1}{9} \cdot \frac{1}{9}$$

because it is not driven from the output of a gate and the capacitance starts at the inverter after D

V: 35=1760 5=587 NV=587 po=1174 + 75=723 S= 104 Nt=104 pt=624 Z 35 = 218 5=73 NZ=73 DZ=146 4: 45 = 51,25=13 NY: 26 PY 26 1 35=9 S=3 NX=3 NY=6 D= NA tp P= 1+1+1+1+3=8 D=5 (5.68)+8=36.4 One way to lower tre delay is to reduce tre output appron 10000 to 1000 which neles \$ = 3.58 and 0=5#3.58+8=25.9 3. For all the simulations, I took the delay between the two curves a 0.55V. All of the simulations looked similar to the Picture below.



FO4 Delay = 4g+p

F01 Delay = g+p

Solving systems of equations for each case

Given that FO4 inverter Delay is 15 ps. Which makes 15 = 4 \* 1 +P P=11 for parasitic delay for inverter

# Inverter

F04 D=18.21ps F01 D=14.96ps

G=1.08 This value is very close where the theoretical is 1

P=13.87ps This is very close to 1 \* 11ps=11ps which is the theoretical delay

## 2-input nand

F04 D=26.326ps F01 D=22.312ps

G=1.336 This value is very close where the theoretical is 4/3

P=20.97ps This is very close to 2 \* 11ps=22ps which is the theoretical delay

### 3-input nand

F04 D=34.52ps F01 D=29.63ps

G=1.63 This value is fairly close to the theoretical value of 5/3

P=27.9ps This value is close to the theoretical value of 3\*11ps=33ps

## 2-input nor

F04 D=31.545ps F01 D=26.22ps

G=1.775 This value is fairly close to the theoretical value of 5/3

P=24.45ps This value is close to the theoretical value of 2\*11ps=22ps

### 3-input nor

F04 D= 39.82ps F01 D=32.92ps

G=2.304 This value is fairly close to the theoretical value of 7/3

P=30.62ps This value is close to the theoretical value of 3\*11ps=33ps

#### **OAI21**

F04 D=36.57ps F01 D=31.14ps

G=1.81 This value is fairly close to the theoretical value of 5/3

P=29.34ps This value is close to the theoretical value of (7/3)\*11ps=25.7ps

#### 4.

## Critical path for circuit from problem 2

I used 1.2pF for output cap since a 90nm cmos had capacitance of 0.12fF. The input inverter is 9x the 90nm cap so the capacitance is 1.08fF. The output cap is (10000/90)\*1.08fF=1.2pF

I found the delay to be: D=108.64ps

Our theoretical normalized delay was 36.4 and the normalized FO4 was 5.

So the Theoretical delay in ps is (36.4/5)\*F04 inverter delay = 7.28\*18.21ps = 132.569ps

132.6ps is fairly close to the 108.64ps simulated delay.