


Phillip Seaton

FO1: delay = g+p


FO4: delay = 4g+p

Solving systems of equations for each case


	FO1 Delay	FO4 Delay	G	P
NAND2x1	4.13 ps	8.46 ps	1.44ps	2.68ps
NAND2x2	4.15 ps	8.62 ps	1.49ps	2.66ps
NAND3x1	5.62 ps	10.87 ps	1.75ps	3.87ps
NAND3x2	5.75 ps	11.08 ps	1.78ps	3.97ps
NAND4x1	7.05 ps	13.47 ps	2.14ps	4.91ps
NAND4x2	7.14 ps	13.66 ps	2.17ps	4.97ps




Nand2 with FO1, the three other nand gates' inputs are connected to ground



Nand2 FO1 results




Nand2 with FO4, The output goes into 4 inputs



Nand2 FO4 results

LAYOUTS

Nand2_x1



Show All Nand2_x1, 0 Results (in 0 of 338 Checks)

Check / Cell	Results
✓ Check ACTIVE.A.1A	0
✓ Check ACTIVE.A.1B	0
✓ Check ACTIVE.AUX.1	0
✓ Check ACTIVE.AUX.3	0
✓ Check ACTIVE.FIN.EX.1	0
✓ Check ACTIVE.LUP.1	0
✓ Check ACTIVE.S.1	0
✓ Check ACTIVE.S.2A	0
✓ Check ACTIVE.S.2B	0
✓ Check ACTIVE.W.1	0
✓ Check ACTIVE.W.2	0
✓ Check ACTIVE.W.3	0
✓ Check ACTIVE.WELL.EN.1	0
✓ Check ACTIVE.WELL.S.4	0
✓ Check DUMMY.AUX.2	0
✓ Check DUMMY.CHANNEL.AUX.1	0
✓ Check DUMMY.CHANNEL.S.1	0
✓ Check DUMMY.W.1	0
✓ Check FIN.AUX.1	0
✓ Check FIN.S.1	0
✓ Check FIN.W.1	0
✓ Check FIN.W.2	0
✓ Check GATE.ACTIVE.AUX.3	0
✓ Check GATE.ACTIVE.EX.1	0
✓ Check GATE.ACTIVE.EX.2	0
✓ Check GATE.ACTIVE.S.4	0
✓ Check GATE.AUX.1	0
✓ Check GATE.AUX.2	0
✓ Check GATE.S.1	0
✓ Check GATE.S.2	0
✓ Check GATE.S.3	0
✓ Check GATE.S.4	0

Rule File Pathname: /net/plato.ee.Virginia.EDU/misan0/users/pbs9kx/cadence/asap7/_drcRules_calibre_asap7.rul_

WELL.W.2

Minimum vertical width of WELL is 54 nm

Layout Cell / Type	Source Cell	Nets	Instances
● Nand2_x1	Nand2_x1	5L, 5S	1L, 1S

Cell Nand2_x1 Summary (Clean)

CELL COMPARISON RESULTS (TOP LEVEL)

```
#####  
#                                     #  
# CORRECT                           #  
#                                     #  
#####
```

```
LAYOUT CELL NAME:      Nand2_x1
SOURCE CELL NAME:      Nand2_x1
```


INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
	-----	-----	-----
Ports:	5	5	
Nets:	6	6	
Instances:	2	2	MN (4 pins)
	2	2	MP (4 pins)
	-----	-----	
Total Inst:	4	4	

NUMBERS OF OBJECTS AFTER TRANSFORMATION	
NUMBER OF OBJECTS BEFORE TRANSFORMATION	NUMBER OF OBJECTS AFTER TRANSFORMATION
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

	Layout	Source	Component Type
Ports:	5	5	
Nets:	5	5	

Nand3_x1



Calibre - RVE v2014.2_23.18 : Nand3_x1.drc.results

FileViewHighlightToolsWindowSetup

Search

Show All Nand3_x1, 0 Results (in 0 of 338 Checks)

Check / Cell	Results /
✓ Check WELL.W.2	0
✓ Check WELL.W.1	0
✓ Check WELL.S.2	0
✓ Check WELL.S.1	0
✓ Check WELL.GATE.EX.2	0
✓ Check WELL.GATE.EX.1	0
✓ Check WELL.A.1B	0
✓ Check WELL.A.1A	0
✓ Check V9.W.1	0
✓ Check V9.S.2	0
✓ Check V9.S.1	0
✓ Check V9.PAD.EN.2	0
✓ Check V9.M9.EN.1	0
✓ Check V9.AUX.1	0
✓ Check V8.W.1	0
✓ Check V8.S.2	0
✓ Check V8.S.1	0
✓ Check V8.M9.EN.2	0
✓ Check V8.M8.EN.1	0
✓ Check V8.AUX.1	0
✓ Check V7.W.1	0
✓ Check V7.S.3	0
✓ Check V7.S.2	0
✓ Check V7.S.1	0
✓ Check V7.M8.EN.2	0
✓ Check V7.M8.AUX.2	0
✓ Check V7.M7.EN.1	0
✓ Check V7.AUX.1	0
✓ Check V6.W.1	0
✓ Check V6.S.3	0
✓ Check V6.S.2	0
✓ Check V6.S.1	0

Rule File Pathname: /net/plato.ee.Virginia.EDU/misan0/users/pbs5kx/cadence/asap7/_drcRules_calibre_asap7,rul_
WELL.W.2
Minimum vertical width of WELL is 54 nm

Comparison Results x

Layout Cell / Type	Source Cell	Nets	Instances	Ports
Nand3_x1	Nand3_x1	6L, 6S	1L, 1S	6L, 6S

Cell Nand3_x1 Summary (Clean)

CELL COMPARISON RESULTS < TOP LEVEL >

#

CORRECT #

- -
* *
|
//

LAYOUT CELL NAME: Nand3_x1
SOURCE CELL NAME: Nand3_x1


INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
	-----	-----	-----
Ports:	6	6	
Nets:	8	8	
Instances:	3	3	MN (4 pins)
	3	3	MP (4 pins)
	-----	-----	
Total Inst:	6	6	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
	-----	-----	-----
Ports:	6	6	
Nets:	6	6	

Nand4_x1



Calibre - RVE v2014.2_23.18 : Nand4_x1.drc.results

FileViewHighlightToolsWindowSetup


Search

Show All Nand4_x1, 0 Results (in 0 of 338 Checks)

Check / Cell	Results
✓ Check ACTIVE.A.1A	0
✓ Check ACTIVE.A.1B	0
✓ Check ACTIVE.AUX.1	0
✓ Check ACTIVE.AUX.3	0
✓ Check ACTIVE.FIN.EX.1	0
✓ Check ACTIVE.LUP.1	0
✓ Check ACTIVE.S.1	0
✓ Check ACTIVE.S.2A	0
✓ Check ACTIVE.S.2B	0
✓ Check ACTIVE.W.1	0
✓ Check ACTIVE.W.2	0
✓ Check ACTIVE.W.3	0
✓ Check ACTIVE.WELL.EN.1	0
✓ Check ACTIVE.WELL.S.4	0
✓ Check DUMMY.AUX.2	0
✓ Check DUMMY.CHANNEL.AUX.1	0
✓ Check DUMMY.CHANNEL.S.1	0
✓ Check DUMMY.W.1	0
✓ Check FIN.AUX.1	0
✓ Check FIN.S.1	0
✓ Check FIN.W.1	0
✓ Check FIN.W.2	0
✓ Check GATE.ACTIVE.AUX.3	0
✓ Check GATE.ACTIVE.EX.1	0
✓ Check GATE.ACTIVE.EX.2	0
✓ Check GATE.ACTIVE.S.4	0
✓ Check GATE.AUX.1	0
✓ Check GATE.AUX.2	0
✓ Check GATE.S.1	0
✓ Check GATE.S.2	0
✓ Check GATE.S.3	0
✓ Check GATE.W.1	0

Rule File Pathname: /net/plato.ee.Virginia.EDU/misan0/users/pbs5kx/cadence/asap7/_drcRules_calibre_asap7.rul
WELL.W.2
Minimum vertical width of WELL is 54 nm

Nand2_x2



Check / Cell	Results
✓ Check WELL.W.2	0
✓ Check WELL.W.1	0
✓ Check WELL.S.2	0
✓ Check WELL.S.1	0
✓ Check WELL.GATE.EX.2	0
✓ Check WELL.GATE.EX.1	0
✓ Check WELL.A.1B	0
✓ Check WELL.A.1A	0
✓ Check V9.W.1	0
✓ Check V9.S.2	0
✓ Check V9.S.1	0
✓ Check V9.PAD.EN.2	0
✓ Check V9.M9.EN.1	0
✓ Check V9.AUX.1	0
✓ Check V8.W.1	0
✓ Check V8.S.2	0
✓ Check V8.S.1	0
✓ Check V8.M9.EN.2	0
✓ Check V8.M9.EN.1	0
✓ Check V8.AUX.1	0
✓ Check V7.W.1	0
✓ Check V7.S.3	0
✓ Check V7.S.2	0
✓ Check V7.S.1	0
✓ Check V7.M9.EN.2	0
✓ Check V7.M9.AUX.2	0
✓ Check V7.M7.EN.1	0
✓ Check V7.AUX.1	0
✓ Check V6.W.1	0
✓ Check V6.S.3	0
✓ Check V6.S.2	0
✓ Check V6.S.1	0
✓ Check V6.M7.EN.2	0
✓ Check V6.M7.AUX.2	0
✓ Check V6.M6.EN.1	0
✓ Check V6.AUX.1	0

Rule File Pathname: /net/plato.ee.Virginia.EDU/misan0/users/pbs9xx/cadence/asap7/_drcRules_calibre_asap7.rul
WELL.W.2
Minimum vertical width of WELL is 54 nm

Calibre - RVE v2014.2.23.18 : Nand3_x2.drc.results

FileViewHighlightToolsWindowSetup

Show AllNand3_x2, 0 Results (in 0 of 338 Checks)

Check / Cell	Results /
✓ Check WELL.W.2	0
✓ Check WELL.W.1	0
✓ Check WELL.S.2	0
✓ Check WELL.S.1	0
✓ Check WELL.GATE.EX.2	0
✓ Check WELL.GATE.EX.1	0
✓ Check WELL.A.1B	0
✓ Check WELL.A.1A	0
✓ Check V9.W.1	0
✓ Check V9.S.2	0
✓ Check V9.S.1	0
✓ Check V9.PAD.EN.2	0
✓ Check V9.M9.EN.1	0
✓ Check V9.AUX.1	0
✓ Check V8.W.1	0
✓ Check V8.S.2	0
✓ Check V8.S.1	0
✓ Check V8.M9.EN.2	0
✓ Check V8.M8.EN.1	0
✓ Check V8.AUX.1	0
✓ Check V7.W.1	0
✓ Check V7.S.3	0
✓ Check V7.S.2	0
✓ Check V7.S.1	0
✓ Check V7.M8.EN.2	0
✓ Check V7.M8.AUX.2	0
✓ Check V7.M7.EN.1	0
✓ Check V7.AUX.1	0
✓ Check V6.W.1	0
✓ Check V6.S.3	0
✓ Check V6.S.2	0
✓ Check V6.S.1	0
✓ Check V6.M7.EN.2	0
✓ Check V6.M7.AUX.2	0
✓ Check V6.M6.EN.1	0
✓ Check V6.AUX.1	0

Rule File Pathname: /net/plato.ee.Virginia.EDU/misan0/users/pbs5kx/cadence/asap7/_drcRules_calibre_asap7.rul_

WELL.W.2

Minimum vertical width of WELL is 54 nm

Comparison Results x

Layout Cell / Type	Source Cell	Nets	Instances	Ports
Nand3_x2	Nand3_x2	6L, 6S	1L, 1S	6L, 6S

Cell Nand3_x2 Summary (Clean)

CELL COMPARISON RESULTS (TOP LEVEL)

LAYOUT CELL NAME: Nand3_x2

SOURCE CELL NAME: Nand3_x2


INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	6	6	
Nets:	8	8	
Instances:	6	6	M1 (4 pins) MP (4 pins)
Total Inst:	12	12	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	6	6	
Nets:	6	6	
Instances:	1	1	_nand3v (6 pins)
Total Inst:	1	1	

Nand4_x2



Show All Nand4_x2, 0 Results (in 0 of 338 Checks)

Check / Cell	Results
✓ Check WELL.W.2	0
✓ Check WELL.W.1	0
✓ Check WELL.S.2	0
✓ Check WELL.S.1	0
✓ Check WELL.GATE.EX.2	0
✓ Check WELL.GATE.EX.1	0
✓ Check WELL.A.1B	0
✓ Check WELL.A.1A	0
✓ Check V9.W.1	0
✓ Check V9.S.2	0
✓ Check V9.S.1	0
✓ Check V9.PAD.EN.2	0
✓ Check V9.M9.EN.1	0
✓ Check V9.AUX.1	0
✓ Check V8.W.1	0
✓ Check V8.S.2	0
✓ Check V8.S.1	0
✓ Check V8.M9.EN.2	0
✓ Check V8.M8.EN.1	0
✓ Check V8.AUX.1	0
✓ Check V7.W.1	0
✓ Check V7.S.3	0
✓ Check V7.S.2	0
✓ Check V7.S.1	0
✓ Check V7.M8.EN.2	0
✓ Check V7.M8.AUX.2	0
✓ Check V7.M7.EN.1	0
✓ Check V7.AUX.1	0
✓ Check V6.W.1	0
✓ Check V6.S.3	0
✓ Check V6.S.2	0
✓ Check V6.S.1	0
✓ Check V6.M7.EN.2	0
✓ Check V6.M7.AUX.2	0
✓ Check V6.M6.EN.1	0

Rule File Pathname: /net/plato.ee.Virginia.edu/misan0/users/pbs5kx/cadence/_drcRules_calibre_asap7.rul_
WELL.W.2
Minimum vertical width of WELL is 54 nm

[illegible]

CELL COMPARISON RESULTS (TOP LEVEL)

```

      #          #
     #          #
    #           #
   #            #
  #             #
 #              #
#               #
#####
CORRECT
#####
  _  _
 *  *
 |
 ^__^

```
