CPSC 313: Computer Hardware and Operating Systems

Unit 2: Pipelining

Pipelining: Hazards

Administration

- Quiz 1 retakes happening until Saturday.
- Quiz 2:
 - Registration is open
 - Info/Practice available at 17:00 on October 7th.
- Lab 3: Make lots of progress on this; it's challenging!
- Lab 4: Releases Friday (not as challenging)

Today

- Learning outcomes
 - Precisely describe instructions for the y86 pipelined implementation
 - Identify data hazards
 - Examine various mechanisms to deal with them.

MRMOVQ

icode:ifun = M ₁ [PC]	
rA:rB = M ₁ [PC+1]	FFTCU
$valC = M_8[PC+2]$	FETCH
valP = PC + 10	


valB = R[rB]	DECODE
--------------	--------

valE = valB + valC	EXECUTE
	LALCOIL

valM = M ₈ [valE]	MEMORY
------------------------------	--------


R[rA] = valM	\4/DITED 4.01/
calcPC = valP	WRITEBACK

Pipeline Execution Cartoon Style



- 1. Pipeline registers hold values for their stage
- 2. Stages execute in parallel
- 3. Signals flow from the pipeline register and do not enter the next pipeline register until the clock ticks

Pipeline Execution Cartoon Style



During a stage, we use the contents of that stage's pipeline register to compute the values that will go into the next stage's pipeline register. E.g., the Memory stage takes the contents of the Memory register as INPUT and outputs contents that go into the Writeback register.

Assume R[%rax] = 0xCAD Assume R[%rbp] = 0x1000

Describing Instruction Execution: PIPE

MRMOVQ

icode:ifun = M ₁ [PC]	
rA:rB = M ₁ [PC+1]	ГГТСИ
$valC = M_8[PC+2]$	FETCH
valP = PC + 10	

valB = R[rB]	DECODE
--------------	--------

valE = valB + valC	EXECUTE
10	LALCOIL

νοΙΝ4 = Ν4 [νοΙΠ]	MEMORY
valM = M。[valE]	MEMORY

MRMOVQ 8(%rbp), %rax

```
D_icode:ifun = M_1[PC] = 5:0   D_valC = M_8[PC+2] = 8   D_rA:rB = M_1[PC+1] = 0:5   D_valP = PC + 10 = 0xA   F_calcPC = VA
```

E_icode = E ifun =	E_valB = E_dstE =
E_valC =	E_ustE = E_dstM =
E_valA =	_

```
M_icode = M_valA = M_Cnd = M_dstE = M_dstM = M_valE =
```

```
W_icode = W_Cnd = W_valE = W_valM = W_dstE = W_dstM =
```

```
R[W_dstE] =
R[W_dstM] =
```

Values in red are specific to this instruction and input values

UPPERCASE_ indicates this is the stage's input.

Note: We will skim this, not discuss every value!

MRMOVQ

```
icode:ifun = M_1[PC]

rA:rB = M_1[PC+1]

valC = M_8[PC+2]

valP = PC + 10
```

```
valB = R[rB] DECODE
```

```
valE = valB + valC EXECUTE
```

	MEMORY
valM = M。[valE]	IVICIVIURY

	R[rA] = valM	
ı	and a DC and D	WRITEBACK
1	calcPC = valP	

MRMOVQ 8(%rbp), %rax

```
D_icode:ifun = M_1[PC] = 5:0   D_valC = M_8[PC+2] = 8   D_rA:rB = M_1[PC+1] = 0:5   D_valP = PC + 10 = 0xA   F_calcPC = VA
```

```
M_icode = M_valA = M_Cnd = M_dstE = M_dstM = M_valE =
```

```
W_icode = W_Cnd = W_valE = W_valM = W_dstE = W_dstM =
```

```
R[W_dstE] =
R[W_dstM] =
```

Values in red are specific to this instruction and input values

MRMOVQ

```
icode:ifun = M_1[PC]

rA:rB = M_1[PC+1]

valC = M_8[PC+2]

valP = PC + 10
```

```
valB = R[rB] DECODE
```

```
valE = valB + valC EXECUTE
```

```
valM = M<sub>s</sub>[valE] MEMORY
```

```
R[rA] = valM

calcPC = valP

WRITEBACK
```

MRMOVQ 8(%rbp), %rax

```
D_icode:ifun = M_1[PC] = 5:0   D_valC = M_8[PC+2] = 8   D_rA:rB = M_1[PC+1] = 0:5   D_valP = PC + 10 = 0xA   F_calcPC = VA
```

```
W_icode = W_Cnd = W_valE = W_valM = W_dstE = W_dstM =
```

```
R[W_dstE] =
R[W_dstM] =
```

Values in red are specific to this instruction and input values

9

MRMOVQ

```
icode:ifun = M_1[PC]

rA:rB = M_1[PC+1]

valC = M_8[PC+2]

valP = PC + 10
```

```
valB = R[rB] DECODE
```

```
valE = valB + valC EXECUTE
```

```
valM = M<sub>s</sub>[valE] MEMORY
```

```
R[rA] = valM

calcPC = valP

WRITEBACK
```

MRMOVQ 8(%rbp), %rax

```
D_{icode:ifun} = M_{1}[PC] = 5:0 D_{val}C = M_{8}[PC+2] = 8

D_{rA:rB} = M_{1}[PC+1] = 0:5 D_{val}P = PC + 10 = 0xA

E_{cal}CPC = valP = 0xA
```

```
R[W_dstE] =
R[W_dstM] =
```

Values in red are specific to this instruction and input values

MRMOVQ

```
icode:ifun = M_1[PC]

rA:rB = M_1[PC+1]

valC = M_8[PC+2]

valP = PC + 10
```

```
valB = R[rB] DECODE
```

```
valE = valB + valC EXECUTE
```

```
valM = M<sub>s</sub>[valE] MEMORY
```

```
R[rA] = valM

calcPC = valP

WRITEBACK
```

MRMOVQ 8(%rbp), %rax

```
D_icode:ifun = M_1[PC] = 5:0   D_valC = M_8[PC+2] = 8   D_rA:rB = M_1[PC+1] = 0:5   D_valP = PC + 10 = 0xA   F_calcPC = VA
```

```
R[W_dstE] = R[W_dstM] = W_valM = M_8[0x1008]
```

Values in red are specific to this instruction and input values

What can go Wrong? Hazards

Assume R[%rax] = 0xCAD Assume R[%rbp] = 0x1000 Assume R[%rbx] = 0x4 Assume M8[0x1008] = 0x44

MRMOVQ 8(%rbp), %rax	Fetch	Decode	Execute	Memory	Writeback		
ADDq 9	%rax, %rbx	Fetch	Decode	Execute	Memory	Writeback	
		JMP 0x2000	Fetch	Decode	Execute	Memory	Writeback

D_icode:ifun = $M_1[PC] = 5:0$ **D_valC** = $M_8[PC+2] = 8$ **D_rA:rB** = $M_1[PC+1] = 0:5$ **D_valP** = PC + 10 = 0xA

Consider the following sequence of instructions: MRMOVQ 8(%rbp), %rax ADDQ %rax, %rbx JMP 0x2000

Hazards

Consider the following sequence of instructions: MRMOVQ 8(%rbp), %rax ADDQ %rax, %rbx JMP 0x2000

Assume R[%rax] = 0xCAD Assume R[%rbp] = 0x1000 Assume R[%rbx] = 0x4 Assume M8[0x1008] = 0x44

Writeback


RMOVQ 8(%rbp), %rax	Fetch	Decode	Execute	Memory	Writeback	
	ADDq %rax, %rbx	Fetch	Decode	Execute	Memory	Writeback
D_icode:ifun = M ₁ [PC] = 5:0 D _	$valC = M_8[PC+2] = 8$	JMP 0x2000	Fetch	Decode	Execute	Memory
D_rA:rB = M ₁ [PC+1] = 0:5 D _	<u>valP = PC + 10 = 0xA</u>					
MRMOVQ 8(%rbp), %	E_icode = D_icod E_ifun = D_ifun = E_valC = D_valC E_valA = R[srcA]	= 0	rB] = R[5] = 0x1000 A = 0			
ADDq %rax, %	D_icode:ifun = N	M ₁ [PC] = 6:0 D_valC =	: <none> : PC + 2 = 0xC</none>			

 $D_rA:rB = M_1[PC+1] = 0:3$ $D_valP = PC + 2 = 0xC$

Hazards

Consider the following sequence of instructions: MRMOVQ 8(%rbp), %rax ADDQ %rax, %rbx JMP 0x2000


Assume R[%rax] = 0xCAD Assume R[%rbp] = 0x1000 Assume R[%rbx] = 0x4 Assume M8[0x1008] = 0x44



Hazards

Consider the following sequence of instructions: MRMOVQ 8(%rbp), %rax ADDQ %rax, %rbx JMP 0x2000

Assume R[%rax] = 0xCAD Assume R[%rbp] = 0x1000 Assume R[%rbx] = 0x4 Assume M8[0x1008] = 0x44



Hazard (definition)

- Hazards are problems that arise in pipelining when information needed by an instruction is not available when it needs it.
 - Unless mitigated, hazards can lead to incorrect results
- Types of hazards:
 - Data hazard: When data dependencies (e.g., one instruction reads from a register that another one writes) potentially lead to incorrect behavior.
 - **Control hazard**: When control dependencies (e.g., a conditional jump determines the address of the next instruction to execute) potentially lead to incorrect behavior.


Approaches to Hazard Handling

- Pure software (today)
- Delaying execution in hardware (stalling) (next Pre-class)
- Value forwarding in hardware (addresses data hazards) (next class)
- Branch prediction (addresses [some] control hazards) (class after that one)

Public Service Announcements:

- This is an abstraction; details are missing!
 (E.g., what are dstE and dstM's inputs?)
- There are some small changes from the sequential version. Especially:


For popq (and ret), we place %rsp's value in both valA and valB.



addq %rax, %rbx subq %rbx, %rcx

Assume that the addq enters the pipeline at time T = 1, and the subq enters the pipeline at time T+1 = 2.

Q1: During what stage of the subq do we need the value of %rbx?




addq %rax, %rbx subq %rbx, %rcx

Assume that the addq enters the pipeline at time T = 1, and the subq enters the pipeline at time T+1 = 2.

Q1: During what stage of the subq do we need the value of %rbx?

We need it in the subq's Decode (when the addq is in the Execute stage) (T=3)

Q2: During what stage would the addq normally write its new value into %rbx?



addq %rax, %rbx subq %rbx, %rcx


Assume that the addq enters the pipeline at time T = 1, and the subq enters the pipeline at time T+1 = 2.

Q1: During what stage of the subq do we need the value of %rbx?

We need it in the subq's Decode (when the addq is in the Execute stage) (T=3)

Q2: During what stage would the addq normally write its new value into %rbx?


The writeback stage: T+4 = 5



Solution 1

Manual: Insert nops.

Q3: How many will we need?




Solution 1

Manual: Insert nops.

Q3: How many will we need?

$$(T+4+1)-(3)=6-3=3$$



In-class activity

- You will need to do at least 5 examples to earn 100%
 - The more examples you do, the deeper will be your understanding
- Learning experts argue about whether or not it really takes
 10,000 hours of practice to become an expert
 - But the number isn't 0 or 1, either!

Wrapping up

- Instructions move through the pipeline in lockstep
- Hazards occur when an instruction in the pipeline needs information that is not yet available.
 - **Data hazards**: an instruction reads data that an earlier, not-yet-retired instruction wrote; without some kind of mitigation it would be possible to read the wrong value.
 - **Control hazard**: an instruction in the Fetch stage does not yet know the address of the next instruction to execute.
- First mitigation technique: **insert nops** to avoid hazards.