## **Today**

- Learning Objectives
  - Define
    - Fully Associative Cache
    - Set-Associative Cache
  - Evaluate tradeoffs between different cache organizations
- How we'll get there
  - Motivate caches that are more complex than direct mapped
  - Show what information you need to have a set-associative cache
- Reading
  - 6.4 (We will get to write-caching later.)

#### Recall:

- In a direct mapped cache, every bit of data has one and only one place it can be in the cache.
- Consider the following:
  - Let's assume we have an 8 KB cache with a line size of 64 bytes.
  - Assume a long is 8 bytes
  - Consider the code to the right.

```
long a[1024];
long b[1024];
long c[1024];

for (int i = 0; i < 1024; i++) {
      c[i] = a[i] + b[i];
}

How large is each array?
    8192 bytes
Assuming they are allocated contiguously, what is going to happen when we run this program?
    Every single array access is going to cause a miss!</pre>
```

- If array A starts at address 0x2000; where does array B start?
  - 0x4000
- Array C?
  - 0x6000
- What are the implications in the cache?
  - If addresses are 32 bits, how large are the offset, index, and tag?

Tag = 19	Index = 7 bits (8192/64 = 128 = 2 <sup>7</sup> )	Offset = 6 bits (2 <sup>6</sup> = 64)
----------	---	---------------------------------------

- If array A starts at address 0x2000; where does array B start?
  - 0x4000
- Array C?
  - 0x6000
- What are the implications in the cache?
  - If addresses are 32 bits, how large are the offset, index, and tag?

Tag = 19	Index = 7 bits (8192/64 = 128 = 2 <sup>7</sup> )	Offset = 6 bits (2 <sup>6</sup> = 64)
----------	---	---------------------------------------

- If array A starts at address 0x2000; where does array B start?
  - 0x4000
- Array C?
  - 0x6000
- What are the implications in the cache?
  - If addresses are 32 bits, how large are the offset, index, and tag?

 $0x2000 \qquad 0x4000 \qquad 0x6000 \\ a[8], b[8], c[8] \qquad 001 \\ 0 \qquad 0000 \quad 01 \\ 0 \qquad 0000$ 

Tag = 19	Index = 7 bits (8192/64 = 128 = 2 <sup>7</sup> )	Offset = 6 bits (2 <sup>6</sup> = 64)
----------	---	---------------------------------------

- If array A starts at address 0x2000; where does array B start?
  - 0x4000
- Array C?
  - 0x6000
- What are the implications in the cache?
  - If addresses are 32 bits, how large are the offset, index, and tag?

```
0x2000 0x4000 0x6000
a[1023], b[1023], c[1023] 001<mark>1 1111 11 11 11000 0x6000</mark>
```

Tag = 19	Index = 7 bits (8192/64 = 128 = 2 <sup>7</sup> )	Offset = 6 bits (2 <sup>6</sup> = 64)
----------	---	---------------------------------------


### Counting misses:

How do we fix this?

## Cache Arrangement: Fully Associative

	B[8-15]					
					B[0-7]	
			A[8-15]			
				A[0-7]		C[0-7]
A cac	he line	can go	<b>ANY</b> s	lot!		

## Cache Arrangement: 2-way set associative



## Set Associativity: Eviction Policy

C[0-7]	A[0-7]	B[0-7]					
_							
	A cac	he line	can go	in one	of two	slots!	

## Set Associativity: 4-way set associative

A[0-7]	B[0-7]	C[0-7]				
A cac	he line	can go	in one	of four	r slots!	

# Associativity and Mapping Addresses to Cache Lines

- Let's continue to assume an 8 KB cache with 64 bit cache lines and look at what happens to how we pick index bits depending on set associativity.
- Direct mapped cache:

Tag = 19	Index = 7 bits (8192/64 = 128 = 2 <sup>7</sup> )	Offset = 6 bits (2 <sup>6</sup> = 64)
----------	---	---------------------------------------

- Why?
  - 8192 bytes / 64 bytes-per-line = 128 lines => we need 7 bits to pick a line

CPSC 313 12

# Associativity and Mapping Addresses to Cache Lines

- Let's continue to assume an 8 KB cache with 64 byte cache lines and look at what happens to how we pick index bits depending on set associativity.
- What happens when we make this 2-way set associative?

Tag = 20 bits	Index = 6 bits	Offset = 6 bits (2 <sup>6</sup> = 64)
---------------	----------------	---------------------------------------

- Our cache is still large enough to hold 128 lines, but
  - each line can go in two places
  - the address has only half as many places from which to choose (because each 'place' holds two cache lines).
  - So, when we INCREASE associativity, we DECREASE the number of index bits and INCREASE the number of tag bits.

CPSC 313 13