

# IC Compiler II: Block-level Implementation

www.maven-silicon.com




# **Maven Silicon Confidential**

All the presentations, books, documents [hard copies and soft copies] labs and projects [source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon



## **TABLE OF CONTENTS**

1		IC Compiler II Gui	05
	1.1	Launch Ic Compiler Ii	05
	1.2	Navigating The Layout View	07
	1.3	Controlling Object And Layer Visibility	10
	1.4	Querying And Selecting Objects	11
	1.5	Controlling The View Level	13
	1.6	Rearranging Panels	14
	1.7	Timing Analysis	15
	1.8	Using The Recent Menu And Favourites	16
	1.9	Getting Help	16
2		Floorplanning	20
	2.1	Invoke IC Compiler II And Load The ORCA_TOP Block	20
	2.2	Initial Floorplanning Using The Task Assistant	22
	2.3	Block Shaping	23
	2.4	Macro And Standard Cell Placement	24
	2.5	Place The Block Ports	24
	2.6	Congestion Map	25
	2.7	Analyse Macro Placement Using DFF	27
	2.8	Register Tracing	28
	2.9	Pg Prototyping	29
	2.10	Power Network Synthesis	29
3		Placement And Optimization	31
	3.1	Load And Check The Initial Design	31
	3.2	Place And Optimize The Design	31
4		Design Setup	35
	4.1	Directory Structure And Invoking ICC II	35
	4.2	Setup Variables And Settings	36
	4.3	Create The Design Library And Load The Netlist	37
	4.4	Technology Setup	40
	4.5	Examine And Load The UPF	41
	4.6	Load Floorplan And Scan -DEF	42
	4.7	Save The Block	43
5		Timing Setup	45
	5.1	Open The Block From Lab-04	45
	5.2	Multi-Corner Multi-Mode Setup	46
	5.3	Zero-Interconnect (Zic) Timing Sanity Check	49





6		Setting Up CTS	52
	6.1	Load The Design And Analyse The Clocks	52
	6.2	Clock Tree Balancing	54
	6.3	Define CTS Non-Default Routing Rules	57
	6.4	Timing and DRC Constraints	59
	6.5	Perform CTS and Analyse the Results	60
7		Running CTS	62
	7.1	Load and Analyse the Placed Design	62
	7.2	CTS Setup and Configuration	64
	7.3	Post-CTS I/O Latency	65
	7.4	Run Comprehensive Clock Tree Checking	66
	7.5	Option A: Perform Classic CTS	67
	7.6	Perform Post-CTS Optimization	70
	7.7	Option B: Concurrent Clock & Data Flow	70
	7.8	Analysis	71
8		Routing and Post-Route Optimization	74
	8.1	Load and Check the Post-CTS Design	74
	8.2	Route the Design	74
9		Signoff	78
	9.1	Load and Check the Post-Route Design	78
	9.2	Perform Signoff Operations	78



## 1. Lab 01 - IC Compiler II GUI

**Objective:** To be familiar you with the IC Compiler II GUI.

#### **Learning outcomes:**

- ✓ H How to invoke and exit the IC Compiler II GUI.
- ✓ How to navigate the layout view.
- ✓ How to control object and layer visibility.
- ✓ How to select and query layout objects.
- ✓ How to control the view level.
- ✓ How to rearrange panels in the GUI.
- ✓ How to use the Recent menu and Favourites.
- ✓ How to use Command Search, as well as help and man to get help and additional information about commands and options.

### 1.1 Task 1: Launch IC Compiler II

**Instructions**: Follow the below instructions and answer the given questions based on your observations after the execution of the relevant instructions.

- ✓ Log in to the Linux environment with the assigned user id and password.
- ✓ From the lab's installation directory, change to the following working directory and invoke IC Compiler II:

```
$ cd lab0_gui
$ icc2_shell
```

The Linux terminal prompt becomes icc2\_shell>, the IC Compiler II shell command prompt.

✓ Some of the Linux commands also exist at the IC Compiler II prompt. Have a look at your current directory:

```
icc2_shell> ls
```

You will see that command and output log files were created (icc2\_shell.cmd.\* and.log.\*, with date/time). The .cmd file records all commands, including initialization commands invoked during start-up. The .log file records commands and command output after tool start-up. In addition, there is an icc2 output.txt file



that also contains all output. Do not spend too much time looking at the log file contents.

**Note:** Log/cmd file naming is defined through variables in the initialization file, .synopsys icc2.setup.

✓ Start the GUI:


```
icc2_shell> start_gui
```

The IC Compiler II Block Window opens.



- ✓ Click on the symbol to open an existing block:
- ✓ In the dialog that opens, click on the yellow symbol in the top-right corner to **Choose** a design library called "ORCA TOP.dlib".
- ✓ Design libraries are marked with this symbol: ■
- ✓ Now that a library has been chosen, select "ORCA\_TOP/placed" from the list at the bottom of the Open Block dialog. Click OK. You will be presented with the layout view of the design.

Enlarge or maximize the GUI window. You will see that the layout view adjusts to fit the larger window.




✓ You are looking at the layout of a placed design: Macros are placed at pre- defined locations, the power mesh (vertical and horizontal VDD/VSS straps) has been completed, and standard cells have been placed.



#### 1.2 Task 2 : Navigating the layout view

**Instructions**: Follow the below instructions

- ✓ Spend a few minutes to become familiar with the zoom and pan buttons.
- ✓ **Hint**: A short, descriptive ToolTip will pop up when a mouse pointer is held motionless over a button.



To exit the zoom and pan mode press the [Esc] key or pick the Selection Tool (the arrow icon). The cursor returns to an arrow or pointer shape.

- ✓ Use hotkeys: [F] or [Ctrl F] both correspond to zoom fit all (or full view), for example. [+] or [=] is zoom-in 2x, [-] is zoom-out 2x
- ✓ Find out about other hot key definitions by selecting the pull down menu **Help** → **Report Hotkey Bindings**. A new view appears, listing the hot key definitions. When done, close the Hotkeys view by clicking on the tab's "X".



**Note:** Hotkeys can be defined by using gui\_set\_hotkey. In the interest of time, do not attempt this presently.

pt\_shell> page\_on
pt shell> !rep




- ✓ You can also use mouse strokes to pan and zoom, instead of using GUI buttons or keyboard hotkeys. Try using strokes as follows:
- ✓ Zoom in on an area of interest: Lower-case [Z], draw an area and then [Esc]
- ✓ Now click and hold the middle mouse button while moving the pointer straight up or down and holding it there. The stroke menu appears near the pointer:

✓ Release the middle button and the design should zoom to fit the display window (*Zoom Fit All*). To zoom in on an area <u>stroke</u> (move mouse with middle button depressed) in a <u>45° direction upward</u> (to the left or right) – the view should zoom-in to a rectangular area defined by the stroke line. Stroking 45° downward zooms out. Stroking in the east/west direction *pans* the display such that the start point of the stroke is moved to the center of the window.

**Note:** You can query or define your own strokes by using the commands get\_gui\_stroke\_bindings and set\_gui\_stroke\_binding.

- ✓ The keyboard **arrow keys** can also be used to pan the display up/down/left/right. Try it.
- ✓ If your mouse has a **scroll wheel**, it can be used to zoom in/out (2X or  $\frac{1}{2}X$ ) around the area of the mouse's pointer.





✓ In the bottom-right of the BlockWindow ,click on the **Display** overview of view icon.

The Overview panel is a miniature version of the layout view. Zoom in to an area in the layout, and you will see a yellow box outlining that area in the overview panel. You can move and resize that box within the overview panel and the layout view will adjust accordingly. Note that the overview window is on-demand – it closes once you click anything in the full layout window.



## 1.3 Task 3. Controlling Object and Layer Visibility


You can control what types of objects are **visible** and/or **selectable** through the **View Settings** panel. In the following steps you will turn on visibility to some key objects one at a time, to clearly see what they represent

- ✓ Make sure that under the **Show Options** button, **Auto apply** is checked: This way changes are applied immediately without having to confirm with the **Apply** button each time.
- ✓ In the visibility column uncheck Route. Check **Pin**.

  The input, output and power pins of cells are displayed.
- ✓ Uncheck then check **Labels**. This controls cell name visibility.
- ✓ Zoom in to one of the SRAM macro pins. Expand Labels by clicking on the + icon on the left. Check **Pin**. Pin names are now visible as well.
- ✓ In selection mode (press [ESC]), draw a box to fully enclose a few macros. This selectable objects inside the box, which are highlighted in white.
- ✓ Make pins un-selectable unchecking

  the box in the selection column. Draw the same
  box again to see that only the macros are selected.
- ✓ Check Route. All routes are displayed. Expand Route and you will find that you can control visibility of routes by Net Type. (e.g. Clock, Ground, etc.).
- ✓ Save the view settings. Click this button and select

  Save preset as... Type MyPreset into the preset name field and click OK. ICC II creates a file MyPreset.tcl in ~/.synopsys icc2\_gui/presets/Layout directory. All saved presets will be loaded automatically whenever ICC II is started again.





✓ Select **Default** from the pull down list to restore the View Settings - BlockWindow.1 default settings. Fit the view to the window [F]. Layout.1 Apply ✓ Select the **Layers** tab, which can be used to **※** 100% ▼ fine-tune the routing visibility further on a Level 0 Objects Layers Settings layer-by-layer basis. ✓ To list only the actual routing layers in the Layers tab, ✓ Datatypes click on the **filter button** and uncheck "All Layers" first Filter layers by name/number to clear everything, then check "Routing". Click the green Layers "check" mark to apply the filters. Arrange By: Mask ✓ Just as with the Objects, you can control visibility as well M1 (11) as selectability of the routing layers by using the M1DMY (11:1) checkmarks. M2 (13) ✓ In addition, you can click on the individual items for finer M2DMY (13:1) M3 (15) control. For example, click on the up/down arrow next to M3DMY (15:1) M4 to toggle track visibility. M4 (17) In addition, you can control the visibility of Shape, Via, M4DMY (17:1) M5 (19) Terminal, etc. (terminals are the physical pins of the top-M5DMY (19:1) level block ports) M6 (21) ✓ Zoom into the layout and turn the visibility of various M6DMY (21:1) layers off and on, to get a better understanding of the PG M7 (23) M7DMY (23:1) mesh (made up of wide horizontal M7, and vertical M8 M8 (25) straps, as well as narrow vertical M2 straps). M8DMY (25:1) ✓ Notice that there are more columns which you can control. M9 (27) M9DMY (27:1) Use the horizontal scroll bar to see them all. MRDL (41) ✓ Re-apply the Default settings by clicking the "reload" circular arrow \_ Preset \* Default

×



#### 1.4 Task 4 : Querying and Selecting Objects

- ✓ To be able to query or select objects, the mouse cursor must be an arrow, which denotes select mode. If your cursor is not in select mode either click the **arrow** (Select Tool) button or press the [Esc] key.
- ✓ Back in the **Objects** tab, uncheck **Route** Visibility.
- ✓ <u>Hover</u> the pointer over an object without clicking the mouse. The object is highlighted with dashed white lines, and an InfoTip box appears in the bottom-left, displaying some key attributes of the object.
- ✓ Now <u>select</u> a single object with a left mouse click. The selected object is highlighted with solid white lines, and remains highlighted until de-selected, or a different object is selected. Keep the object selected.
- ✓ While one object is selected, hover the mouse cursor over a different object. Notice that the InfoTip box displays information about the dashed white line object, not the selected (solid white line) object.
- ✓ To obtain a full query of a selected object press [Q] or use the menu: Select → Query Selection. A query panel lists all the attribute values of the selected object.
- ✓ You can return to the Objects tab of the View Settings panel by selecting the View Settings tab.
- ✓ <u>Deselect all objects</u> by either clicking on an empty area in the layout, by using the menu **Select** → **Clear**, or by typing [**Ctrl D**].
- ✓ Select <u>multiple objects</u> in the same area with a left button drag-and-draw. All selectable objects within the drawn rectangle are selected.
- ✓ Keep what is selected and select <u>additional objects</u> by holding down the **[Ctrl]** key while selecting with the left mouse click.
- ✓ Enable **Route** visibility, zoom into a small area, then click on an area with multiple objects stacked on top of each other (for example, a via connecting a horizontal and a vertical metal route). Notice that one object will be selected (solid white), while a different object will be queried (dashed white). The InfoTip box goes with the dashed object.



- ✓ Cycle through the stacked objects by repeatedly clicking the left mouse button, without moving the cursor: Notice that both the solid and dashed line objects cycle. Alternatively, press **F1** to cycle through just the object queries.
- ✓ If it is difficult to notice the highlighted objects among other bright objects, it is possible to reduce the brightness of the unselected objects, thereby increasing the contrast.




A **Brightness** control is located at the top of the View Settings panel.

#### 1.5 Task 5: Controlling the view level

By default, the GUI displays all shapes at the current block level, e.g. metal shapes, blockages, pins etc. To see shapes inside standard cells or hard macros, you have to increase the view level, and enable them to be "expanded".

- ✓ Disable the visibility of all Route objects.
- ✓ To better see the objects inside the macros, remove the fill pattern of the macro shapes:


In the Objects tab of the View Settings panel, expand Cell, then click on the aquamarine outline pattern of **Hard** —



#### Macro


In the Select Style dialog, under the Fill pattern, select the black (no fill) pattern,







✓ Increase the viewing Level from 0 to 1, then click on the Hierarchy Settings button, and check Hard Macro.



- ✓ If you zoom into one of the RAMs you should see the structures inside the macro. You can turn layer visibilities off/on to see individual layers. Since these are frame views, what you are seeing are mostly routing blockages.
- ✓ You can also interact with structures within cells: Click on the Multiple
   Levels Active button. Now you can hover over objects



within cells, and analyse them. This functionality is used extensively in hierarchical design planning, where you can perform physical manipulation at multiple physical design levels at the same time.


## 1.6 Task 6: Rearranging Panels

As you may have noticed, you can switch back and forth between the panels (or tabs) on the right. Sometimes it can be useful to display more than one panel at the same time. This is particularly useful if you have a lot of screen real estate.

- ✓ The query panel should still be open. If not, select a macro then press [Q] to bring it up again.
- ✓ Right-click on the query tab a context menu should be displayed.
- ✓ From that context menu click on the "Split 'Query' Right" button. The panel area on the bottom will now split into a left and a right area, with the query panel being in the right area.




✓ Now that you have two panel areas, you can drag and drop tabs from one area to the other. For example, try dragging the Script Editor tab from the left to the right area. Of course, you can also rearrange the tabs within the same panel area using drag and drop.



- ✓ When you right-click on the empty area under the tabs, or on a tab (as you've done above), you can also open new panels, for example the Property Editor, which can be used to display or change attributes of selected objects.
- ✓ Try the other menu banner icons, like **Detach, Dock** and **Collapse**. Also note that you are not limited to just two panel areas you can split the panels again.

#### 1.7 Task 7: Timing Analysis

Have a look at the timing of this design. Use the menu **Window Timing Analysis Window**. In the new window that appears, press the **Update** button.



Once timing is up-to date, you will see a histogram for the timing distribution. Violating paths show up as red bars, and positive slack paths are green.




Click on the left-most red bar and you should see timing end-points displayed on the bottom. Select the first entry, then right click. From the context menu, choose "Select Worst Paths". You will see the timing path in the layout view.

### 1.8 Task 8: Using the Recent Menu and Favourites

Whenever you perform a GUI function, like viewing a congestion map or analysing timing, this function can be repeated by using the **Recent** pull-down menu (top-left in the GUI, under Select Tool).

For certain functions that you use over and over, it might make sense to add them to your Favourites. Pull down the Recent menu, then right click on a function, and select **Add to**Favourites.

You will see the added function listed in the Favourites pane as shown here:



### 1.9 Task 9: Getting Help

- ✓ The quickest way to get help is to use Command Search. Access Command Search by using the keyboard shortcut [H] or by clicking on the magnifying glass at the top of the block window, on the right end of the menus.
- ✓ In the "Search for commands" field, begin typing "place". Notice that as you type, ICC II lists all the menus, commands and application options that relate to that search string.
- ✓ Select one of the **Application Options**, for example, place.coarse.congestion\_analysis\_effort.

  A second window will open, titled "Application Options".
- ✓ In this window you can change the settings of application options, or you can search for them. Explore this window a little to become familiar with it.Application options are used to configure various aspects of how
- ✓ IC Compiler II works. You will learn more about them in the next lecture.IC Compiler II supports command, variable, file name and command option completion through the [Tab] key. Try the following in the console at the icc2\_shell> prompt:



```
h[Tab]e[Tab] -v[Tab][Enter]
```

✓ To view the man page on a command or application option you need to enter the exact command or variable name. Alternatively, you can enter the starting characters of a command and use command completion to find the rest (auto- completion is not available for application options). If you are not sure what the exact name is, use help for commands, use get\_app\_options or report\_app\_options for application options, and use printvar for variables, along with the \* wildcard. Here are some examples:

Let's say you are looking for more information about the clock tree synthesis command, but you do not remember the exact command name. You know it contains the string "syn" (for synthesis). To list all commands that contain this string enter:

```
help *syn*
```

- ✓ From the displayed list of commands, you pick out the one you are interested in, namely, synthesize\_clock\_trees.
  - Of course, you could have entered syn in Command Search as well.
- ✓ From the icc2\_shell> prompt, to list the available options for synthesize\_clock\_trees (note that you can also use tab completion on the synth\* command after help):

```
help synthesize_clock_trees -verbose
or
help synthesize_clock_trees -v
or
synthesize_clock_trees -help
```

✓ To get a full help manual page – a detailed description of the command and all of its options, type:

```
man synt[Tab]c[Tab]
or
man synthesize_clock_trees
```



✓ Now let's say you need help on a specific application option, but again, you don't remember its exact name, but it pertains to CTS. To list all application options that start with "cts", enter:

```
report_app_options cts*
```

From the list you can identify the option of interest. Notice that the report\_app\_options command also lists the current value of each option. This report output will be explained in an upcoming lecture.

✓ To get a full help manual page of the application option, type: ([Tab] does not work on application option)

```
man cts.compile.enable_cell_relocation
```

✓ You can also get additional help for an error or warning message, using the unique message code, for example:

```
man ZRT-536
```

✓ Finally, specifically for this workshop, we are providing a few custom functions for the shell that can simplify your work. They are defined in the file ../ref/tools/procs.tcl. Try the following:

```
aa syn
```

✓ The aa function searches through commands, application options and variables that match the given string. In addition, it shows the current value. If you want to redirect content to a separate window, try these

```
v man ZRT-536
v aa cts
```



- ✓ v is a user-defined alias that calls the "view" custom function, useful for viewing long reports, and allows for regular expression searches.
- ✓ To list the workshop-provided helper functions and aliases, type "ces help".
- ✓ Quit IC Compiler II by using the menu **File** → **Exit**, or by typing **exit** at the command prompt, and selecting **Discard All**.



# 2. <u>Lab 02 – Floorplanning</u>

**Objective:** To familiarize you with the basic block-level floorplanning operations in IC Compiler II.

#### **Learning outcomes:**

- ✓ Define a rectilinear block shape
- ✓ Place voltage areas inside the block
- ✓ Perform placement to determine macro locations
- ✓ Define block pin locations
- ✓ Analyze congestion and netlist connectivity
- ✓ Run PG prototyping
- ✓ Source a script that builds a power network using Pattern-based Power Network Synthesis


#### 2.1 Task 1. Invoke IC Compiler II and load the ORCA\_TOP Block

✓ Change your current directory to lab2\_floorplan, then invoke IC

```
UNIX% cd lab2_floorplan
UNIX% icc2_shell -gui
```

#### CompilerII:


✓ Look at the Console and Script Editor tabs in the bottom-left of your GUI window. If you see the Expand (up-arrow) icon circled below, the Console window is collapsed. Expand it by clicking on the **Expand** icon (if you do not see the up-arrow icon, the window should already be expanded):



**Note**: The GUI window configuration when you last exited the GUI (collapsed or expanded console window, for example) is saved, by default, and restored when the GUI is re-invoked.

✓ Select the **Script Editor** tab to open the script editor window:






✓ If the Script Editor window is "unpinned", you will see the "pin" icon shown below. To keep the Script Editor window from auto-closing when you make a different GUI area "active", click on the **pin** icon



✓ Now click the **Open** (folder) button, then select and **open** the file run.tcl.



- ✓ This file contains the commands that you will be executing in this lab.

  Instead of opening the file in a separate editor and using copy/paste to transfer commands, you can use the built-in Script Editor to simply highlight/select lines you want to execute, and then click on the **Run All or Selection** (play) icon.
- ✓ Try this now: Select the entire line echo "hello world", ensure that Selected is checked, then click the Run button. Look at the results in the shell window or by selecting the Console tab (switch back to the Script Editor tab when done).

```
# Lab 2 - Floorplanning

# Lab 2 - Floorplanning

# ceho "hello world"

9 open_block ORCA_TOP.dlib:ORCA_TOP/floorplan

1 initialize_floorplan - shape L -orientation W -side_ratio {2 2 1 2} -core_offset {20}
```

✓ Open the block which has been initialized with Verilog, UPF and timing constraints, ready to be floorplanned. Use the GUI (**Open an existing block**), or select/run the following command:

```
open_block ORCA_TOP.dlib:ORCA_TOP/floorplan
```



#### 2.2 Task 2. Initial Floorplanning using the Task Assistant

For this task you will use the Task Assistant. You do not need to run commands from run.tcl for the next few tasks.

✓ Open the Tasks palette (if not already open) by right-clicking your mouse anywhere in the tab area on the right (where the View Settings palette is), then selecting Tasks. In the pull-down menu at the top of the Tasks palette, select Design Planning

Note: You could also use the full task assistant by pressing F4, or using the menu Task → Task Assistant. Then, select the ">" (Show task navigation tree) icon in the upper-left corner of the Task Assistant window, and in the pull-down menu choose **Design Planning** 




- ✓ Select Floorplan **Preparation**→ **Floorplan Initialization**. This opens the Floorplan
  Initialization dialog.
- ✓ Use the boundary **Type** and **Orientation** pulldown fields to create the block L-shape shown here (click on **Preview** under the black Display Window in the dialog to double check your set up):




✓ Enter the correct **Sides** ratio numbers so that side "c" is half the size of sides "a", "b" and "d" (which are equal).


**Hint:** Use whole numbers only. Core shape should be set to "L-shape", Orientation should be set to "West". Set the 4 parameters as follows: a=2, b=2, c=1, d=2

- ✓ **Preview** the floorplan, and once it looks correct, specify a **Uniform** spacing value of **20** between the core and the die.
- ✓ Click on **Apply** to generate the initial floorplan and then **Close** the Task Assistant dialog box.
- ✓ You should now see something like this in the Block Layout Window









## 2.3 Task 3 . Block Shaping

- ✓ From the Tasks palette, select Block Shaping Block Shaping: This is used to automatically create (shape) voltage areas.
- ✓ Select Shape Blocks and click

  Apply. After **shape\_blocks**complete, bring the layout view to the foreground.

  Task Assistant

  Shaping Snapping

  Shaping Snapping

  Shaping Snapping

  Shaping Shaping Shape Blocks

  channels true | false: Create channels between hi
- ✓ Enable visibility of voltage areas by selecting Voltage Area from the View Settings Objects panel and expand Voltage Area to enable Guardband visibility as well.
- ✓ You should find that there are two voltage areas displayed. PD\_RISC\_COREin the top-right corner, and DEFAULT\_VA for the remaining area.
- ✓ You should also see that the macros in DEFAULT\_VA have been placed (although not very carefully), but not the macros in PD\_RISC\_CORE: There are four macros inside that voltage area are stacked on top of one another. This is normal. Only the top-level macros are placed at this time, macros belonging to non-default voltage areas will be placed during the next Task 4.



#### 2.4 Task 4. Macro and Standard Cell Placement

- ✓ From the Tasks palette, select **Cell Placement** → **Cell Placement**. Note: There is a **Cell Placement** → **Hard** Macro Constraints entry that can be used to apply macro keepout margins. We are skipping this, for simplicity.
- ✓ In the Cell Placement dialog, check the box next to Use floorplanning placement
- ✓ If you want to try out free form macro placement as discussed in lecture, run the commented command from the run.tcl script to enable it:

```
set_app_options -name plan.macro.style -value freeform
```

- ✓ Run placement by clicking on **Apply.**
- ✓ Enable pin visibility and examine the placement of the macros in the GUI.
- ✓ You should see that the placer has automatically created channels between the macros and has added soft placement blockages in the narrow channels, to reduce congestion and improve routability. The more pins along a macro's edge, the larger the channel width. You should also see that the macros have been flipped so that the sides with common pins face each other. This is done to minimize the overall number of channels that require routing and possibly buffering between macros.

# 2.5 Task 5. Place the Block Ports


✓ You could also use the Task Assistant to place the pins of the block, but this time just select/run the corresponding commands from run.tcl:

```
set_block_pin_constraints -self -allowed_layers (M3 M4 M5 M6)
place_pins -self
```

- ✓ Have a look at the layout, you should see that all the block's ports, the logical representations of the physical pins, have been placed.
- ✓ Zoom in to individual ports to verify that the pins have, indeed, only been placed on layers M3-M6.
- ✓ Note: To be able to select the physical block "pins", turn on Terminal selectability (terminals are the physical pins of the current block).



- ✓ Search for the \*clk ports/terminals and zoom into their location. See run.tcl for hints.
- ✓ Apply the commands from run.tcl to create a pin guide. This will constrain all the specified clock pins to be placed in a certain area. Afterwards, turn on pin guide visibility by turning on Guide → Pin Guide from the View Settings → Objects panel, or apply the command from the script. To see the pin guide, zoom in to the highlighted area as shown below.



✓ Change the width of the \*clk ports (the terminal shapes) to 0.1 and the length to 0.4, then rerun pin placement. You should find that all clock pins are now located inside the pin guide, and that they have been resized as specified. This was just one example of applying pin constraints. Review the man page to see what other adjustments are possible.

### 2.6 Task 6. Place the Block Ports


Now that macros and standard cells have been placed, as well as the block ports, it is a good idea to check if there are any congestion issues.

- ✓ Bring up the congestion map by selecting the "Global Route Congestion" entry from the GUI maps pull-down menu.
- ✓ Select "**Reload**", then confirm the dialog that appears by pressing **OK.**






✓ After global routing completes, you shouldsee that the layout has been updated to display the heat map. You will not see any congestion to speak of: From the colored histogram, most "overflows" are 1, and very few overflows are greater than 2.



✓ To make the display a little more interesting, try the following steps. Change the Bins/From/To settings as shown in the following screenshot:




Bins has been reduced from 9, and from/to has been changed from 0/7: Now, overflows from -2 to 2 have their own individual bin; All overflows greater than 2 are grouped into a combined bin, and the same for overflows less than -2.

This should drastically change what you see, by making the low overflows brighter/hotter: You will see that there are a lot of areas with 0 overflow.

Display changes do not alter the results: The design has no serious congestion issues. If you want to see a detailed calculation of the overflow for an edge, move the mouse over that edge and you will see a popup with all the details, as shown here:






✓ Close the congestion map, either by clicking on the Global Route

Congestion icon in the top banner, or by closing the palette.

### 2.7 Task 7. Analyse Macro Placement using DFF

Data Flow Flylines (DFF) is a feature that allows you to analyze not just simple pin-topin connections, but connections that cross through combinational gates as well as registers. This enables a very insightful view of your overall design and makes it easier to make informed decisions about macro placement which has a large impact on standard cell placement.

- ✓ Bring up Data Flow Lines by selecting the appropriate entry from the connectivity pull- down, located to the left of the maps pull-down.
- ✓ Select **Reload.** In the dialog that appears you can configure the tracing behavior of DFF. For example, you can specify how many register levels to trace through. The higher this number, the longer the calculations will take. For our purposes, accept the defaults and click on OK.
- ✓ Once this completes, select Macros and Ports for items to Include in the Data Flow Flylines analysis, and click on Apply (highlighted in blue once you make changes) to accept the changes.







- You can also change the configuration of this panel and choose "Auto apply", so the changes take effect immediately.
- ✓ Now select one macro to see its connections to other macros and ports. Limit the tracing by checking "Number of registers" or "Number of gates" and changing the Min/Max numbers. Using this method, you can quickly figure out whether objects are connected directly, or through several gate levels, or through several register levels. You can select several macros at the same time using the Control key. If you click on a flyline, you will get detailed information about the connection(s).
- ✓ Note that DFF will not show you any flylines if they terminate at a register. You will only see flylines between macros or between macros and ports, depending on the selection you have made under "Include". In the next Task we will show you how to perform register tracing.
- ✓ Close the DFF palette.

#### 2.8 Task 8. Register Tracing

- ✓ Select Register Tracing from the connectivity pull-down, located right under the Data Flow Flylines entry.
- ✓ Select any macro. The registers connecting to that macro will be highlighted immediately, skipping any logic that may be in between. Select Show flylines to see the flylines between the macro and registers.
- ✓ To see the next level of registers, increase **Max levels to 2** under the **Limit Tracing** heading, and under **Show Levels**, check **Level 2**. If there is a second level of registers they will be highlighted in a different colour.
- ✓ Under Highlight, you have the option to also display End points: These are the endpoints from the last level of registers displayed. You can also display Direct end points, which are endpoints that connect directly (level 0) to the selected source, i.e. our macro.
- ✓ Close the Register Tracing palette.
- ✓ We will assume for this lab that the macros are placed to our satisfaction, so the next step is to fix their location. You can do this by selecting the macros then clicking on, ☐ ▼ or by entering:

set fixed objects [get flat cells -filter "is hard macro"]



#### 2.9 Task 9. PG Prototyping

PG prototyping can help you create a basic PG mesh very quickly. All you need to specify are the PG net names, the layers and the percentage of the layers you want to use for PG routing. This is most commonly used as a place-holder for the final power mesh, in order to check congestion issues that a PG mesh may cause.

- ✓ From the Tasks palette, select **PG Planning** → **PG Prototyping**
- ✓ Click the Default button in the PG Prototyping dialog to show the default settings. Notice that, by default, the upper-two metal **PG layers** from the technology file, MRDL and M9, are listed to be used as the vertical and horizontal PG layers, respectively.
- ✓ Specify M8 and M7 instead of the default vertical and horizontal layers, respectively, using the pull-down menus.
- ✓ Click on **Apply**. In a couple of seconds, you should see a basic PG mesh inserted, which does not route over hard macros.
- ✓ You can remove the PG mesh by clicking on **Remove PG Routes**.
- ✓ If you like, play around with the layer and percentage parameters to test different PG mesh configurations. Remove PG routes before reapplying new parameters.

In the next task you will build the final mesh using a pre-written script.

#### 2.10 Task 10. Power Network Synthesis

Planning an entire power network for a design can be a complex task, especially in a multi-voltage environment. The purpose of this task is to just give you an idea of what is possible in IC Compiler II using pattern-based power network synthesis (PPNS), and to demonstrate how few commands it takes to create a full multi- voltage PG mesh.

- ✓ Quickly review the script that inserts the entire power structure. Open the file scripts/pns.tcl in an editor (or in the script editor!).

  After first deleting any pre-existing PG mesh structures, you will see how the patterns are created (create\_pg\_\*\_pattern), followed by the strategies (set\_pg\_strategy). Once both are defined, the strategies are implemented using compile\_pg.
- ✓ Source the script:

source -echo scripts/pns.tcl



- ✓ Once the script has completed, review the power mesh, the macro PG connections, and the standard cell rails in the layout view.
- ✓ **Note:** The power mesh will have a few issues here and there, which will have to be taken care of for final implementation.
- ✓ Save and Exit out of IC Compiler II:

save_lib	
exit	



## 3. Lab 03 – Placement and Optimization

**Objective :** To familiarize you with the placement capabilities in IC Compiller II. **Learning outcomes:** 

- ✓ Check the readiness of the design for placement
- ✓ Apply settings for place\_opt
- ✓ Perform placement and optimization
- ✓ Analyze timing and design quality of results (QoR)

#### 3.1 Task 1. Load and Check the Initial Design

✓ Change to the work directory for the placement lab, then start ICC II in GUI mode and execute the load script:

```
UNIX% cd lab3_place
UNIX% icc2_shell -gui -f load.tcl
```

- ✓ The script copies the block that completed design setup, called ORCA\_TOP/init\_design, to a block called ORCA\_TOP/place\_opt, and opens the copied block.
- ✓ Generate a timing QoR summary:

```
report_qor -summary
```

✓ As to be expected, you should see a high WNS/TNS; no placement or any optimizations have been performed yet.

# 3.2 Task 2. Place and Optimize the Design

To support a more immersive and interesting lab experience, there are no step-by-step instructions for this lab.

Instead, you are asked to open the file **run.tcl** in the ICC2 script editor and exercise the commands line by line. We are specifically asking you not to just source the entire file, as this would defeat the purpose which is to understand how all the options and commands play together. If there is an option that does not make sense, have a look at its man page.

The following sections provide additional information and comments. The sections are ordered in such a way that you can refer to them as you go through the script.



If you like, you can diverge from the commands in run.tcl, or you could try different efforts, different settings etc. Note though that the runtimes might vary. Make sure you only run the place\_opt command once, as the runtime is relatively high.

The following section is designed to be a guide through the lab. It contains information

The following section is designed to be a guide through the lab. It contains information on the items that must be configured and run, and some additional questio

## **Pre-placement Checks**

Before performing placement and optimization, it is best to ensure that there are no issues that will prevent place\_opt from doing its job.

Question 1.	Are there any remaining ideal nets?
Question 2.	What is the maximum routing layer set for the block?
The design consetup step.	ntains scan chains that are specified using SCANDEF as part of the data
Question 3.	How many scan chains exist in the design?
a certain fanou	rtant to establish whether the design has any high-fanout nets, or nets with it. In ICC II, this is analyzed using report_net_fanout. Use the commands cl to answer the following question:
Question 4. 60?	How many non-clock high fanout nets exist with a fanout larger than



#### **Pre-placement Settings**

For technologies of 12 nm and below, you should use the set\_technology command to configure ICCII. This command changes several application options to support the given technology.

To insert tie cells during place\_opt, library tie cells must not have the dont\_touch attribute applied, and they must be included for 'optimization purpose'.

Question 5.	What command/option is used to include cells for optimization	n'?

#### **ICG Latency Estimation**

ICG latency estimation is on-by-default. In order for the latency estimation to be accurate, you need to set up the cells used by CTS and set up the CTS non-default routing rules. In our case, this is done by sourcing scripts/cts\_setup.tcl

#### **Leakage + Dynamic Power Optimization Settings**

Leakage and dynamic power optimization are performed by default during place\_opt. Leakage and dynamic power optimization are determined based on the scenario settings. You need to enable the appropriate scenario for power optimization (leakage, dynamic or total) and make sure that at least one scenario is enabled for leakage and/or dynamic power, if applicable.

#### **Logic Restructuring**

You can use advanced logic restructuring by setting the following option, for example to achieve added power restructuring, set the application option opt.common.advanced\_logic\_restructuring\_mode to power.

The other choices are area, area\_timing, timing\_power.

## **Layer Optimization / Route Driven Extraction (RDE)**

Layer optimization identifies long and timing critical nets, then promotes them to higher, low-resistance metal layers. The assigned min/max layer constraints from place\_opt are carried all the way through to post-route optimization.

Earlier releases used a different, less-optimal algorithm which was controlled using the application option place\_opt.flow.optimize\_layers



Using route-driven extraction, global routing is run on the initially placed design to construct an RDE extraction table. This extraction is used subsequently for all virtual net extraction which is then used for all pre-route optimizations (place\_opt and clock\_opt). This improves the pre- to post-route timing correlation. RDE is on-by-default for 16nm and below technologies (setting: auto). You can explicitly turn this on by setting this to "true".

Application option: opt.common.enable\_rde

### **Coarse Placement Density**

In release 2019.03, an additional control was added to produce better out-of-the-box results for the placer. To dynamically adjust the density throughout placement, set the application option place.coarse.enhanced\_auto\_density\_control to true.

#### Placement and Analysis

Make sure the scan chains are optimized during the place\_opt run. Verify that the DFT optimization option is set appropriately.

Question 6.	what is the approprion for optimizing the scan chains and what	it 18 1ts
default settin	g?	

The advanced legalizer is generally recommended for 12nm technologies and below. The lab is based on 32nm technology, but if you want to enable the advanced legalizer anyway, set place.legalize.enable\_advanced\_legalizer to true.

Run place\_opt (you may choose to run each stage individually – see the run.tcl file). If you execute all five stages in a single run, this may take quite some time to complete, so take a break.

After place\_opt completes, check the design for congestion and timing issues. You should find that there is no congestion to speak of. Turn on visibility of keepout margins (**View Settings** → **Cell** → **Keepout Margin**) and you will see that all the channels between RAMs were blocked. This is an important contributor to the good congestion situation, as well as the good runtime and timing.

Timing should be met as well, especially if you have enabled the advanced legalizer.



## 4. Lab 04 – Design Setup

**Objective :** To familiarize you with the design setup in IC Compiller II. **Learning outcomes:** 

- ✓ Create an NDM design library
- ✓ Load the gate-level netlist
- ✓ Load the RC parasitic tables and check and modify placement site and routing layer settings
- ✓ Apply the UPF
- ✓ Load floorplan- and scan-DEF files
- ✓ Confirm placement site and routing layer settings
- ✓ Debug some common design setup mistakes

## 4.1 Task 1. Directory Structure and Invoking ICC II

✓ Change your current directory to **lab56\_setup** and look at the contents of the directory:

```
UNIX% cd lab56_setup
UNIX% ls -al
```

This directory is shared with the next lab, in which you will complete the setup process (timing setup).

The rm\_setup/ and ORCA\_TOP\_constraints/ directories, as well as the run6.tcl file are not listed on the previous page, because they are not used in this lab.

✓ Invoke IC Compiler II:

```
UNIX% icc2_shell -gui
```

- ✓ Open the **run5.tcl** file in the ICC II script editor, as in previous labs. This file contains all the commands that you will be executing in this lab. Select the commands from this file and use Run Selection, instead of typing them yourself, to save time and avoid typing errors.
- ✓ Open another **terminal window** and change your current directory to **lab56\_setup**. You will use this window to examine the files that will be used in this lab.



## 4.2 Task 2. Setup Variables and Settings

In the In the last terminal window that you just opened, view the setup.tcl file in the lab56\_setup directory.

Question 1.	What is the default value of the search_path application variable?  (HINT:printvar sear[TAB] or
=	Which commands in run5.tcl will use the search_path application te their specified file(s)? (list just the commands, without their options
Question 3. TECH_LIB and	Which command in run5.tcl uses the user-defined REFERENCE_LIBRARY variables?
Question 4. being used?	From setup.tcl: How many reference libraries (labeled "saed32") are
Question 5.	From setup.tcl: Up to how many cores are enabled for multi-threading?
set_host_option	ne SEE ALSO section at the bottom of the man page of the s command, use the appropriate command to answer the next question technique to find related commands):

Question 6.

How many cores are enabled, by default?



.....

The suppress\_message commands at the bottom of setup.tcl are useful for suppressing information and warning messages that are expected, and either not useful or known to be benign. This helps to de-clutter the run log, making it easier to locate warnings and errors of real concern, when running scripts in batch mode.

**Close the setup.tcl file** – do not save it.

From the run5.tcl file in the ICC II GUI script editor, select and run the command to source the **setup.tcl file**:

```
source -echo setup.tcl
```

Confirm the applied settings:

```
printvar search_path

printvar REFERENCE_LIBRARY

report_host_options

print_suppressed_messages
```

You might notice that there are additional suppressed messages beyond the ones listed in the setup file (UIC-025, UIC-058, ...). These are tool-defaults, and this is usually done in order to reduce output verbosity. To see these messages, use unsuppress\_message.

# 4.3 Task 2. Create a Design Library and Load the Netlist

Create the design library:

Question 7. What is the name of the newly-created design library?



Question 8.	Did the design library show up in the <b>lab56_setup</b> directory?

Read the Verilog netlist:

```
read verilog -top ORCA TOP ORCA TOP.v
```

You will see another error message:

Error: File 'ORCA\_TOP.v' cannot be found using search\_path of: '. scripts ORCA\_TOP\_constraints'. (FILE-002)

Using the file and directory structure shown on page 3, correct the problem, then repeat the necessary commands until the netlist is read without errors.

If, as in our case, the GUI is running, explicitly linking the block is not needed, since it is done automatically. You can, therefore, skip the following command. Linking ensures that all instantiated references can be found.

```
link_block
```

You will see the following warning messages:


Warning: Unable to resolve reference to 'SRAMLP2RW32x4' first referenced from module 'PCI\_TOP'. (LNK-005)

Warning: Unable to resolve reference to 'SRAMLP2RW64x8' first referenced from module 'CONTEXT\_MEM'. (LNK-005)

...

A linking problem occurs when the list of reference library pointers attached to the design library (specified by create\_lib -ref\_libs ...), is missing the library that contains one or more reference cells that are instantiated in the netlist.

The ORCA\_TOP design uses four different SRAMs, which are all unresolved. If you look inside the directory that contains the reference cell libraries, you should be able to determine the missing reference library name.



.....

The problem can be corrected in one of two ways:

**-Method #1**: Use set\_ref\_libs to add the missing reference library to the design library.



-Method #2: Correct the setup.tcl file and repeat the design setup steps.

The first method requires fewer steps, but, it does not correct the problem in the key design setup file, setup.tcl. If design setup needs to be repeated in the future (the netlist or the constraints are updated, for example), you will run into the same error.

The second method, which requires a few more steps, ensures that if design setup needs to be repeated, you will not encounter the same error.

You will execute both methods to fix the problem.

*Method #1:* 

Add the missing reference library to the existing list using set\_ref\_libs, then re-link:

```
set_ref_libs -add ../ref/CLIBs/saed32_sram_lp.ndm
link_block -force
```

The design should link without any warnings. While you could continue with the remaining design setup steps, you will first implement the second method to fix the problem at its source, the setup.tcl file.

Method #2:

First edit setup.tcl and add the missing reference library to the REFERENCE\_LIBRARY list, then close the design library, then repeat the main design setup steps:

For final confirmation, run the command report\_ref\_libs.

You should see a BlockWindow in IC Compiler II's GUI, which contains the physical or layout representation of the ORCA\_TOP block. The layout contains all the standard cell and macro instances of the netlist, stacked on top of each other, in the lower-left corner. The blue-green rectangles are the hard macros, and the small purple rectangles in the lower-left corner are the standard cells. The block's I/O ports are also stacked on top of each other, and show up as a small light-blue square with a Greek-like Phi  $\Phi$  symbol (actually an O and an I superimposed), just outside of the lower-left corner of the stacked cells.

Question 10. What is the name (block handle) of the newly-created current block in the design library?

.....



**Note**: The default block handle format is libName: blockName.viewName.

The default viewName is design. A block can be saved with an optional label, in which case the block handle is: libName:blockName/labelName.viewName. You will save the block with a label name at the end of the design setup steps.

If a design library contains multiple blocks with the same blockName (but with a different labelName and/or viewName), the block must be referred to by its unique block handle. If the design library contains only one block with a certain blockName, then that block can be referred to simply by its blockName. You can optionally include the libName, and/or labelName, and/or viewName, as demonstrated by executing these commands:

**Note**:Since this library contains only one block called ORCA\_TOP, all of the above commands are accepted by IC Compiler II, and they all return the same full block handle.

# 4.4 Task 4. Technology Setup

Before you can examine and place the design, you need to perform technology- specific setup, which includes, but is not limited to:

- ✓ Loading RC parasitic models
- ✓ Specifying site symmetry and default site attribute values
- ✓ Defining preferred metal routing directions
- ✓ Specifying ignored metal routing layers

Load the TLU Plus RC parasitic interconnect models needed for optimization:

```
read_parasitic_tech \
    -layermap ../ref/tech/saed32nm_tf_itf_tluplus.map \
    -tlup ../ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd \
    -name maxTLU

read_parasitic_tech \
    -layermap ../ref/tech/saed32nm_tf_itf_tluplus.map \
    -tlup ../ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd \
    -name minTLU
```

Confirm that the models have been properly set up:

```
report_lib -parasitic_tech [current_lib]
```



Get a list of the defined site-definitions:

```
get_site_defs
```

Set the symmetry attribute for the site definition unit to Y-symmetry:

```
set_attribute [get_site_defs unit] symmetry Y
```

Question 11. Does Y-symmetry mean that standard cells can be flipped in the Y-direction (along the X-axis), or flipped in the X-direction (along the Y-axis)?

.....

Set the default site definition:

```
set_attribute [get_site_defs unit] is_default true
```

Set the metal layer preferred routing directions then confirm:

```
set_attribute [get_layers {M1 M3 M5 M7 M9}] \
    routing_direction horizontal

set_attribute [get_layers {M2 M4 M6 M8}] \
    routing_direction vertical

get_attribute [get_layers M?] routing_direction
```

**Note:** The get\_layers M? command returns the following collection, {M1 M2 M3 M4 M5 M6 M7 M8 M9}, so the list of "horizontal vertical horizontal ..." values of the routing direction attribute follow this layer order.

Confirm that all metal layers are available for signal routing (none are ignored), by default, then limit routing to M8 or lower:

```
report_ignored_layers
set_ignored_layers -max_routing_layer M8
report_ignored_layers
```

# 4.5 Task 5. Examine the Load the UPF

Take a quick look at the UPF file located atORCA\_TOP\_design\_data/ORCA\_TOP.upf. This UPF files defines:

- Three power supply nets/ports: VSS, VDD and VDDH
- Two power domains: PD\_ORCA\_TOP (the top level of the block) and PD\_RISC\_CORE (contains the RISC\_CORE sub-design)



- Level shifters for inputs and outputs of PD\_RISC\_CORE
- Defines the power states of the power nets. Here, the power nets only define an ON-state

Close the UPF file – do not save it, then load and commit UPF:

```
load_upf ORCA_TOP.upf
commit_upf
```

# 4.6 Task 6. Load Floorplan and Scan-DEF

Load the floorplan generated by ICC II floorplanning:

```
source ORCA_TOP.fp/floorplan.tcl
```

**Note:** The ORCA\_TOP.fp directory is located under the ORCA\_TOP\_design\_data directory.

Look at the GUI BlockWindow, and you will see the complete mirrored-L shape floorplan of the ORCA\_TOP block.

Zoom in and notice the complex P/G mesh structure, then zoom back out to a full-zoom. Since the P/G mesh makes it difficult to see the underlying structures clearly, we will turn off their visibility next.

In the View Settings panel, make the following changes, to improve the visibility of the floorplan:

- Port → Uncheck visibility
- Terminal→Check selectability
- Voltage Area → Check visibility
- Route → Net Type → Power and Ground → Uncheck visibility

Under the **Settings** → **View** tab, enable **Label settings** → **Scale fonts**. This improves the readibility of the labels.

You can now more clearly see that:

- All the macros are placed
- Terminals (metal connection shapes) for the I/O and P/G ports are placed around the block boundary
- A voltage area, called DEFAULT\_VA, is defined for the entire core area (dashed purple outline)
- A second voltage area called PD\_RISC\_CORE is defined in the lower- right
- Standard cells are still stacked on top of each other in the lower-left corner







Question 12. How many scan chains does the design have?

.....

Connect the P/G pins to the supply nets, and verify that there are no P/G connection errors:

```
connect_pg_net
check_mv_design
```

# 4.7 Task 7. Save the Block

You have completed all the design setup steps; Timing setup will be performed in the next unit. This is a good time to save the block.

List the files and directories in the current working directory (CWD), lab56\_setup:


```
ls -1
```

Question 13. Does the ORCA\_TOP.dlib design library exist in the current working directory?

.....

Execute the following commands to rename the block with a label, init\_design, which helps to identify it (as this version that has been initialized), and then to save the block and library:

rename\_block -to\_block ORCA\_TOP/init\_design
save\_block -or- save\_lib





Question	14. Does the ORCA_TOP.dlib design library show up nov	w?
Exit out o	of IC Compiler II. The GUI will ask for confirmation – <b>click</b> I	Exit:
ex	it	



# 5. <u>Lab 05 – Timing Setup</u>

**Objective :** To familiarize you with the timing setup in IC Compiller II. **Learning outcomes:** 

- ✓ Perform MCMM setup:
  - Define corners, modes and scenarios required for analysis and optimization
  - Load MCMM timing constraints
- ✓ Confirm implementation phase readiness with various reports and checks, as well as a zero-interconnect timing sanity check

## 5.1 Task 1. Open the Block from Lab 04

This lab is the continuation of Lab 04. It expects that block ORCA\_TOP/init\_design exists, which is created at the end of Lab 4. If you did not complete Lab 4 yet, do that first.

Alternatively, to catch up, run: icc2\_shell -f .solution/complete5.tcl Invoke ICCompilerII from the **lab56\_setup** directory:

```
UNIX% cd lab56_setup
UNIX% icc2_shell -gui
```

Open the run6.tcl file in the ICCII script editor, as in previous labs.

This file contains all the commands that you will be executing in this lab. Select the commands from this file and use **Run Selection**, instead of typing them yourself, to save time and avoid typing errors.

Source the setup.tcl file:

```
source -echo setup.tcl
```

Open the block: This can be accomplished either by first opening the library, and then the block, or, by using the full block handle, which includes the library, in which case you do not need to first open the design library:

```
open_block ORCA_TOP.dlib:ORCA_TOP/init_design
# OR
open_lib ORCA_TOP.dlib
open_block ORCA_TOP/init_design
```



## 5.2 Task 2. Multi-Corner Multi-Mode Setup

In a different terminal window, open the file scripts/mcmm\_ORCA\_TOP.tcl.

This script first creates the modes, corners and scenarios needed for multi-corner multi-mode (MCMM) optimization of this design.

**Note:** The script takes advantage of Tcl arrays (set arrayName(varName) varValue) to create efficiently-coded foreach loops.

Question 1. What are the names of the modes, corners and scenarios that will be created?

Modes:	••••
Corners:	••••
	••••
Scenarios:	••••
	••••

The next section of the mcmm\_ORCA\_TOP.tcl script sources the mode-, corner- and scenario-specific constraints files into their respective newly- created modes, corners and scenarios.

The constraints files are located in ORCA\_TOP\_constraints/. If you have the time, take a quick look at one of each of the mode (\_m\_), corner (\_c\_) and scenario (\_s\_) files.

The last section of the moment ORCA\_TOP tall section configurates the analysis types that

The last section of the mcmm\_ORCA\_TOP.tcl script configures the analysis types that are activated for the scenarios.

Use the man page for set\_scenario\_status, if needed, to help you answer the following questions:

Ouestion 2 Which scenarios will be active?

Question 2.	which scenarios will be active:



Question 3. Which analysis types will be enabled for the test.ss\_125c scenario?

Close the mcmm\_ORCA\_TOP.tcl file – do not save it, then source it:

```
source -echo mcmm_ORCA_TOP.tcl
```

Look at the log messages that were generated in the icc2\_shell window:

After scenario creation, the messages confirm that all scenarios are active for all analysis types:

Created scenario test.ff\_125c for mode test and corner ff\_125c All analysis types are activated.

The warning messages about the virtual and generated clocks, which occur when sourcing the mode constraints, are just informational, and can be ignored (virtual clocks, by definition, have no sources).

Verify that the active analysis types for the *test.ss\_125c* scenario match your answer to the previous question.


Ensure that there are no propagated clocks prior to clock tree synthesis:

```
set cur_mode [current_mode]
foreach_in_collection mode [all_modes] {
   current_mode $mode
   remove_propagated_clocks [all_clocks]
   remove_propagated_clocks [get_ports]
   remove_propagated_clocks [get_pins -hierarchical]
}
current_mode $cur_mode
```

Verify that the current\_mode and current\_corner are consistent with the current scenario.

Change the current\_mode or current\_corner and notice that the current\_scenario changes accordingly. Conversely, if you change the current\_scenario this changes the current\_mode and/or current\_corner.

**Note:** There are no scenarios for test mode in \*\_m40c corners.





Generate a mode report, which creates a convenient table-fomat summary of the active and analysis type status of all scenarios, grouped by mode:

report\_mode

Right after the name of the mode you will see this line:

Current: false Default: false Empty: false

Current refers to whether this mode is the current mode or not.

Default is only true if you didn't create any modes on your own, in that case ICC II would have single mode named default.

Empty is true if you have not applied any constraints to this mode.

Generate a pvt report, to find out if there are any mismatches between the PVT values defined in each corner, versus the available library PVTs:

view report pvt

Look at the summary section for each of the four corners (between the horizontal dashed lines), and answer the following questions:

Question 4.	Which corner(s) have PVT mismatches?
Question 5.	What is mismatching – process, voltage and/or temperature?

The information below the warning summary section lists the details of each library that has a mismatch (based on the cells instantiated in the netlist). A quick way to find out what the problems are is to look at the lines with an asterisk or star (\*).

what is causing all of the mismatches?



Based on the name of the corner with the mismatches (ss\_m40c), as well as the name of the other corner with that same temperature (ff\_m40c), it is reasonable to conclude that the problem is with the user-specified temperature constraint of -55, not with the characterized corner of the libraries.

- Exit the PVT report.
- Make the necessary correction in the appropriate constraints file located in the ORCA\_TOP\_constraints directory.
- Re-execute the commands in steps 4, 7 and 11 on the previous pages, until a clean PVT report is obtained.
- Save the block/library

```
save_lib
```

Run the following command to list the blocks:

```
list_blocks
```

Question 7. Has the block been saved?

.....

#### 5.3 Task 3. Zero-Interconnect (ZIC) Timing Sanity Check

It is a good idea to perform a zero-interconnect (ZIC) timing sanity check, to ensure that the netlist has a chance at meeting timing after the design is placed and routed. Generate a QoR summary report, then set the design in ZIC timing mode and generate another QoR summary report:

You will notice a big difference in non-ZIC and ZIC timing. This is due to the long, estimated routes between the unplaced standard cells in the lower-left corner, and the



hard macro cells in the block, as well as the I/O terminals around the block. In ZIC timing, the RC parasitics of these long, estimated routes are set to zero which drastically improves setup timing.

This QoR report is very useful to get a high-level summary of the worst negative slack (WNS) timing, as well as the total negative slack (TNS), and the number of violating endpoints (NVE) for each scenario. At first glance, when looking at the second, ZIC QoR report, it appears that the design has a serious problem! Two of the three setup timing scenarios have WNS violations of ~2.6 ns!

First let us make sure that these large violations are not due to unbuffered high fanout nets (HFNs) - assume a fanout of 50 or more is considered a HFN:

```
set_app_options -list \
    {time.high_fanout_net_pin_capacitance OpF
    time.high_fanout_net_threshold 50}

update_timing -full
report_qor -summary -include setup
```

Since the results are the same, the violations are not caused by HFNs. Notice that the WNS for the scenario in the -40 OC corner, func.ss\_m40c, is not violating (has a positive WNS).

Question 8.	Can you think of a reason why one scenario meets setup ZIC timing
while the othe	rs have a huge WNS violation?

Next, you will investigate the large setup timing violations further, to confirm that optimization was, indeed, not done for these scenarios.

Generate a timing report for the five worst violating paths:

```
view report_timing -max_paths 5
```

In the view window, look at the incremental delay numbers in the column labeled Incr, for the first reported path. You should notice a couple of large (>> 1ns) delays. If you look to the left of those large delays, at the name of the standard cell



reference shown in parenthesis, you will find that they are small-sized (1x or 2x), high Vth gates (ending with X1\_HVT or X2\_HVT) which are the slowest cells available! Scroll down and look at the other four paths: You will find the same thing there. In fact, you should notice that these slowest cells are being used all along the timing-critical paths.

This is a clear indication that these paths were not optimized, which confirms that these scenarios were not considered during synthesis. Ideally, it would be best to resynthesize the design under all key setup timing scenarios, which would provide a better starting netlist to ICCompilerII. This would result in a better initially-placed design, requiring less optimization, and thus better placement run-time. If re-synthesizing the design is not an option, there is still a good likelihood that optimization during the placement, CTS and routing phases will be able to eliminate, or drastically improve the timing in the other scenarios.

Exit the timing report view window.
You have completed all recommended timing setup steps!
Exit out of ICCompilerII:

exit



# 6. Lab 6 – Setting up CTS

**Objective :** To familiarize you with the timing setup in IC Compiller II. **Learning outcomes:** 

- ✓ Set up clock tree balancing
- ✓ Create and apply Non-Default routing rules
- ✓ Apply clock -related timing and DRC constraints

## 6.1 Task 1. Open the Block from Lab 04

✓ Change the work directory for the CTS lab, then load the starting design:

```
UNIX% cd lab7_cts
UNIX% icc2_shell -gui -f load.tcl
```


The script will open a block that is ready for the upcoming tasks.

- ✓ Open the run.tcl file in the ICC II script editor, as in previous labs.
- ✓ This file contains all the commands that you will be executing in this lab. Select the commands from this file and use Run Selection, instead of typing them yourself, to save time and avoid typing errors.
- ✓ Select the menu Window → Clock Tree Analysis Window.
- ✓ Expand the **SDRAM\_CLK** entry in func mode(click on the "+" in front of it) and you will see the two **SD\_DDR\_CLK\*** clocks. Notice that the is\_generated column is set to true for these clocks, and their sources are sd\_CK\*.
- ✓ Also, you will see "M" and "G" symbols in front of the clocks, which identifies them as Master or Generated clocks, respectively. In summary: The SD\_DDR\_CLK and SD\_DDR\_CLKn clocks are generated from the master clock SDRAM CLK. The

SDRAM\_CLK clock is applied to its source port sdram\_clk. The generated clocks are applied to their source ports sd\_CK and sd\_CKn, respectively.

✓ Perform closer analysis of SDRAM\_CLK in func mode by rightclicking on it, then selecting "Clock Tree Object List". In the "Find CTS Object" dialog that appears, select OK.





You should see a new window as shown above.

In this new window, you will see all valid sink pins of this clock. You will not see the output ports sd\_CK and sd\_CKn in this list. You'll see why later.

If you scroll to the right, you will see many more attributes associated with the pins/ports. To better display the information that is important to you, you can move the position of the columns to the left/right, and you can sort the order by the values in any column.

Close the CTS window.

✓ To report what type of balance points exist on the clock tree endpoints (implicit or explicit ignore or sink pins), generate a clock structure report:

```
v report_clock_qor -type structure
```

In the view window, type Ctrl-F (or click on Search...) then enter the search string "sd\_CK" and press enter. You should see the line beginning with sd\_CK [out Port], and at the end of the line you will see a balance point exception (something other than an implicit SINK PIN Question 1. What balance point exception is set on sd\_CK, and why?

.....

Do NOT close the view window yet.



### 6.2 Task 2. Clock Tree Balancing

Many designs have special or non-default requirements for their clock trees, in which case executing a default clock tree synthesis is not enough.CTS will only balance the delays (minimize skew) to sink pins, which, by default, are clock pins of sequential cells or macros. If there are additional pins that need to be balanced along with these clock pins, ICC II needs to be explicitly told about them prior to CTS.




Figure 1: SDRAM interface

- ✓ Figure 1 shows the SDRAM interface. The clock SDRAM\_CLK is connected directly to the select pins of muxes, which in turn will drive the output ports of the ORCA\_TOP block. The dummy mux driving sd\_CK is required because of the tight timing requirement of the DDR SDRAM interface, which produces data at its output data ports on both the rising and the falling clock edges. This design requires that the clock skew from SDRAM\_CLK to sd\_DQ\_out and sd\_CK be optimized. By default, select (S0) pins are marked as implicit ignore pins. To have CTS balance the skew you need to redefine these select pins as sink pins.
- ✓ In the view window that should still be open (see the last step of the previous Task), notice that just above and below the sd\_CK line, the MUX select pins described in Figure 1, I\_SDRAM\_TOP/I\_SDRAM\_IF/sd\_mux\_CK\*/S0, are, in fact, also implicit ignore pins.



- ✓ Click on Dismiss Search and then Exit the view window.

  As a reminder, select and run the commands from the run.tcl script using the built-in script editor.
- ✓ Apply balancing constraints for the S0 pins in all modes:

```
set_clock_balance_points \
-modes [all_modes] \
-balance_points [get_pins "I_SDRAM_TOP/I_SDRAM_IF/sd_mux_*/SO"]
```

✓ Generate the following report to verify the user-defined balance points:

```
V report_clock_balance_points
```

- ✓ Note that you will find many balance point constraints. These were created by place\_opt CCD, which is enabled by default.
- ✓ The balance points you set will be listed below the following lines: Clock Independent:

**Balance Points:** 

- ✓ The reason the balance points are "Clock Independent" is because you did not specify a clock to go with the exception. If the exception is intended to be balanced with regard to a specific clock, and there are multiple clocks reaching this point, then a clock should be specified. This is not the case here.
- ✓ Have another look at a clock structure report, and search for sd mux:

```
v report_clock_qor -type structure
```

- ✓ In the view window, search for sd\_CK.
- ✓ Question 2. How are the S0 (select) pins of the MUXes labeled now?

Question 3. How is the sd\_CK port labeled now? What does this mean?



- ✓ Close the view window.
- ✓ Instruct CTS to not change the SDRAM muxes: They have been chosen to achieve the best timing and should be left as they are.

```
set_dont_touch \
[get_cells "I_SDRAM_TOP/I_SDRAM_IF/sd_mux_*"]
```

✓ Verify your settings with the report\_dont\_touch command:

```
report_dont_touch I_SDRAM_TOP/I_SDRAM_IF/sd_mux_*
```

- ✓ Return to Window → Clock Tree Analysis Window. Expand the SYS\_2x\_CLK (click on the "+" in front of it). You should see the SYS\_CLK clock.
- ✓ Question 4. What is the source of this generated clock?
- ✓ Instruct CTS to not change the register that is used as the clock divider:

```
set_dont_touch \
[get_cells "I_CLOCKING/sys_clk_in_reg"]
```

- ✓ Verify with the reporting command used in a previous step.
- ✓ Set a **skew target of 0.05ns** for all the slow (ss) corners, and 0.02ns for the fast (ff) corners.
- ✓ Generate the following report and confirm:

```
report_clock_tree_options
```

✓ When performing CTS, it is generally desirable to use specific cells for synthesis, instead of letting ICC II choose any cell from the library, for example: Cells which help to reduce skew (identical rise/fall ramp times); Cells which help to better balance between power consumption and speed/drive-strength, size, etc.

CTS-specific cells are defined using:

```
set_lib_cell_purpose -include cts
```

First, automatically identify the gates and ICGs that are already on the clock network, and their logical equivalents (leq's):

```
derive_clock_cell_references -output cts_leq_set.tcl
```



Note that the above will only work if all library cells already have the cts purpose.

- ✓ Have a look at the file that was created cts\_leq\_set.tcl. As you can see, all cells that are on the clock network currently have been identified, along with their LEQ's. You could copy and paste the commands to a new file, uncomment the appropriate lines, and source it later, however, you do NOT have to do this - we have already done this for you.
- ✓ Next, choose the buffers and/or inverters you want to use for the clock tree this is done using the following lines:

```
set CTS_CELLS [get_lib_cells \
"*/NBUFF*LVT */NBUFF*RVT * \

/INVX*_LVT */INVX*_RVT */*DFF*"]

set_dont_touch $CTS_CELLS false

set_lib_cell_purpose -exclude cts [get_lib_cells]
```

#### Select/run these lines from run.tcl.

✓ Instead of sourcing an edited copy of the cts\_leq\_set.tcl file that you created earlier, you can source our version:

```
source scripts/cts_include_refs.tcl
```

✓ Generate a report to ensure that the correct lib-cell purpose was indeed set, and dont\_touch was removed, on the key CTS cells:

```
v report_lib_cells -objects [get_lib_cells] \
    -columns {name:20 valid_purposes dont_touch}
```

In the view window, search for the string "cts".

You could also use the workshop-provided alias \_full\_lib\_report.

## **6.3** Task 3.Define CTS Non-Default Routing Rules

- ✓ In this task you will specify CTS non-default routing rules, as well as clock cell spacing rules.
- ✓ Open the file scripts/ndr.tcl in an editor. Review the file and answer the following questions:



	Question 5. Which net segment(s) of the clock tree do the two
	clock routing rules apply to?
	Overtion 6 What are some less differences between the miles?
	Question 6. What are some key differences between the rules?
/	Apply the clock NDRs:
	source -echo scripts/ndr.tcl
,	
	First, verify that the routing rules that were created:
	v report_routing_rules -verbose
	Ven should see the metal larger data; Is for each of the two rules that
	You should see the metal layer details for each of the two rules that were created. In addition, you should see a section for the vias.
/	Now verify where the rules were applied:
	Now verify where the rules were applied.
	report_clock_routing_rules
	•



✓ The report shows which net segments (net type) the rules apply to (sink overrides all), and the min/max layer constraints for each clock segment.

# **6.4 Task 4. Timing and DRC Constraints**

✓	Generate a port report for the master clock sources:
	report_ports -verbose [get_ports *clk]
✓	Verify that the master clock sources are input ports, and that they are all constrained by either a Driving Cell or input Transition.
✓	Question 7. Are all clock ports constrained by either a Driving Cell or input Transition?
✓	Question 8. Why is it important for clock input ports to be constrained by set_driving_cell or set_input_transition?
✓	Fix the problem found above by adding a driving cell to the ate_clk port. Driving cells need to be added in all scenarios, because this constraint is scenario-specific.
	Specify NBUFFX16_RVT as the driving cell for the port ate_clk, then report the clock ports again:
	set_driving_cell -scenarios [all_scenarios] \ -lib_cell NBUFFX16_RVT [get_ports ate_clk]
	report_ports -verbose [get_ports *clk]
✓	

✓ Take another look at the clock uncertainty numbers using report\_clocks -skew. Next, we will change the clock uncertainty numbers to account for post-CTS propagated clock timing. This is accomplished by reducing the uncertainty by the value that was intended to model the skew. The



uncertainty should still model the effects of clock jitter or additional timing margin.

Apply the following commands:

```
foreach_in_collection scen [all_scenarios] {
   current_scenario $scen
   set_clock_uncertainty 0.1 -setup [all_clocks]
   set_clock_uncertainty 0.05 -hold [all_clocks]
}
```

- ✓ Apply a max transition constraint of 0.15ns on all clocks, in all corners of the func mode.
- ✓ Enable the **removal of clock reconvergence pessimism** to eliminate the timing pessimism of OCV timing derating on shared launch/capture clock tree branches.
- ✓ Generate the following report to confirm the max transition setting:

```
v report_clock_settings
```

**Note:** To see the correct max transition information, you have to scroll down past the second ##Global section, and search for the "Mode = func" section which lists all the individual clocks. The report first lists Global settings for all modes/corners, which were not set in our case. Instead, we applied clock-specific settings (to all clocks) by using "-clock\_path [get\_clocks]", in the current func mode.

# 6.5 Task 5. Perform CTS and Analyse the Results

✓ Build and route the clock trees. Remember to disable CCD, it's not needed for now:

✓ In the GUI, turn off the visibility of power and ground nets, and zoom in to have a closer look at the clock routes. If you hover the mouse cursor over a net, in the query window that appears, you will be able see the NDRs routing rule that has been applied.



✓ Report the skew between all the sd\_mux\* pins, which were defined as sink pins in an earlier Task. An easy way to do this is:

```
report_clock_qor \
-to I_SDRAM_TOP/I_SDRAM_IF/sd_mux_*/80 \
-corners ss_125c
```

You should find that the global skew is pretty small.

- ✓ Have a look at the clock tree latency graph for SDRAM\_CLK:
  - a) In the GUI: Window → Clock Tree Analysis Window
  - b) Check the little box in the top right corner next to 'Filter clock by corner'. This allows us to analyze the latency, since latency calculation is done on a corner-by-corner basis (without selecting a corner, the x-axis of the latency graph displays "levels of logic" instead).
  - c) Right click on SDRAM\_CLK under the func scenario, then select Clock Tree Latency Graph of selected Corner.
- ✓ Time permitting, perform any additional analysis which is of interest to you.



# 7. <u>Lab 7 – Setting up CTS</u>

**Objective :** To familiarize with the clock tree synthesis and post -CTS optimization capabilities in IC Compiler II

#### **Learning outcomes:**

- ✓ Apply basic settings for clock tree synthesis and data- path optimization
- ✓ Run either the classic CTS or the CCD flow
- ✓ Analyze CTS quality-of-results (QoR)

## 7.1 Task 1. Load the Design and Analyse the clocks

In this task, you will load the resulting design after placement and optimization and perform pre-CTS checks

✓ Change to the work directory for the CTS lab, then load the placed design:

```
UNIX% cd lab8_cts
UNIX% icc2_shell -gui -f load.tcl
```


- ✓ The script will make a copy of the place\_opt block and open it. Open the **run.tcl** file in the ICC II script editor, as in previous labs.
- ✓ This file contains all the commands that you will be executing in this lab. Select the commands from this file and use **Run Selection**, instead of typing them yourself, to save time and avoid typing errors.
- ✓ Generate a timing QoR summary.

report_qor -summary	
---------------------	--

/	_	From a timing stand-point – is the design ready for bout the hold violations?

- ✓ Set the **current mode** to "func".
- ✓ Generate a clock report:

report\_clocks





✓	Question 2.	How many master clocks are defined?
✓	Question 3.	How many generated clocks are defined?
✓	Question 4.	What type of clock are the remaining clocks?
✓	Question 5.	What is the source of the SD_DDR_CLK clock?
✓	Generate a clo	ck skew report:
✓	Question 6.	What is smallest/largest Setup Uncertainty? What is st Hold Uncertainty?
✓	Generate a clo	ck groups report:
✓	Question 7. asynchronous	Which clock groups are mutually exclusive or



✓	Generate a clock tree summary report for both modes (default report):
	<pre>v report_clock_qor -modes func v report_clock_qor -modes test</pre>
✓	Question 8. What is the big difference between the two modes? (Hint: Look at the clock names)
✓	Question 9. How many sinks does SD_DDR_CLK have?
	Generate a port report on the start point or source of SD_DDR_CLK (see Question 5):
	report_ports [get_ports sd_CK]
✓	Question 10. Why does SD_DDR_CLK have zero sinks? (Hint: Look at the port direction)

# 7.2 Task 2. CTS Setup and Configuration

✓ Since CTS setup (clock tree balancing constraints, NDR rules, etc.) will be covered in the next unit, perform these setup steps by sourcing a file:

```
source scripts/cts_ex_ndr.tcl
```

✓ Ensure that the correct scenarios are enabled for hold fixing. To find all active scenarios that are enabled for hold:



```
get_scenarios -filter active&&hold report_scenarios
```

✓ Question 11. Are the scenarios configured properly for hold fixing?

.....

Complete the scenario setup for hold (look at run.tcl). Also, double check that all scenarios are active.

✓ If you like, you can increase the effort for maximum hold timing optimization, although it is not required for this design:

```
set_app_options -name clock_opt.hold.effort \
-value high
```

✓ To reduce scan chain hold timing violations, it is recommended to enable scan-chain reordering to minimize crossings between clock buffers:

```
set_app_options \
-name opt.dft.clock_aware_scan_reorder \
-value true
```

✓ Enable clock reconvergence pessimism removal by executing the corresponding line from run.tcl.

```
set_app_options \
-name time.remove_clock_reconvergence_pessimism \
-value true
```

# 7.3 Task 3. Post-CTS I/O Latency

For our design, we do not want the I/O latencies to be updated, except for v\_PCI\_CLK. This clock is a virtual clock, so latency adjustment needs to be configured to update the clock:



```
foreach_in_collection mode [all_modes] {
   current_mode $mode
   set_latency_adjustment_options -exclude_clocks "*"
   set_latency_adjustment_options \
     -reference_clock PCI_CLK \
     -clocks_to_update v_PCI_CLK
}
```

**Note:** Generally, if the clock for the input/output constraints is the same as the internal clock, no configuration needs to be done – their I/O latencies will automatically be adjusted.

## 7.4 Task 4. Run Comprehensive Clock Tree Checking

Now that you have analyzed the clocks using the manual methods discussed earlier, generate a clock tree check report to see what other potential problems might appear during CTS:

```
v check_clock_trees
```

You should see a long report with a "Summary" and a "Details" section.

The summary section will show you how many problems were found of each problem category, and if there is a suggested solution, for example:

CTS-019	2	None	Clocks propagate to output ports
CTS-905	4	None	There are clocks with no sinks

For more details, review the Details section: The detailed section for CTS-0905 (at the end of the report) complains about clocks without sinks, which you have already analyzed in earlier steps. Four clocks are listed, related to ports SD\_DDR\_CLK and SD\_DDR\_CLKn (repeated for each mode, func and test).

CTS-903	45	None	Cells instantiated in the clock network are
not in the clock reference list			
CTS-904	12	None	Some clock reference cells have no LEQ cell
specified f	or res	sizing	

These two warnings list cells that are used in the clock tree, and are either not enabled for the CTS lib cell purpose, or, they are enabled for the CTS lib cell purpose, but their



"logically equivalent cells" (LEQs) are not. In either case this means that CTS will not be able to resize these cells (discussed in the next Unit).

CTS-012	1	None	Nets in the clock network have a dont_touch
constraint			
CTS-013	35	None	Cells in the clock network have a dont_touch
constraint			

This lists the cells that we have applied a dont\_touch on, and the net affected by that. These are expected.

For the purposes of this lab, all of these Warnings are acceptable, and can be ignored.

#### **Classic CTS or CCD**

The allotted lab time is such that you will most likely only have time for one of the CTS flows – choose either the classic CTS flow (Option A – Tasks 5 and 6, starting on the next page), or the CCD flow (Option B – Task 7, starting at page 12).

**Note:** For this design, the runtime for CCD is higher than for classic CTS. If you are done early with one flow, try the other flow.

## 7.5 Task 5. Option A: Perform Classic CTS

**Note:** If you are performing this step after you have already performed option B (CCD), then you will need to re-load the design and re- apply all settings. To simplify this, just restart ICCII and use the script scripts/load\_all.tcl – this script will re-load the design and set up everything up to this point.

✓ Perform classic clock tree synthesis and route the clock trees. Disable CCD, but enable local skew CTS:

The run should only take a few minutes. The above command will execute the first two stages: build\_clock and route\_clock.



✓ Once the run has completed, review the CTS skew results. After looking at all results in all modes/corners, record results for the worst corner for the functional mode, ss 125c:

```
report_clock_qor
v report_clock_qor -type local_skew -corner ss_125c
report_clock_qor -type area
report_clock_qor -mode func -corner ss_125c \
-significant_digits 3
```

Record the various clock QoR statistics:

Number of clock buffers (clock repeaters):

Clock tree area (repeaters + other network cells):

✓ Record the global/local skew/max latency numbers for the indicated clocks, in the slowest corner ss\_125c:

ss_125c Corner	Global Skew	Local Skew	Max Latency
SYS_2x_CLK			
SDRAM_CLK			

✓ Another very useful report is the robustness report:

```
v report_clock_qor -type robustness -mode func \
-corner ff_m40c -robustness_corner ss_125c
```

Multi-corner robustness is a measure of how the latency to each clock sink scales between the measured corner and a reference corner (specified with the -robustness\_corner option). Every corner pair has a scaling factor, which is simply the ratio of the average latency in the measured corner over the average latency in the reference corner. The robustness value for an individual sink is the ratio of its latency in the measured corner over the latency in a reference corner, normalized against the scaling factor for those corners.

If a clock sink has a robustness value of 1, that means it exhibits typical scaling between the measured and reference corner. A robustness value greater than one indicates a sink has higher than average latency in the measured corner compared to the reference corner. Likewise, a robustness value less than one indicates a sink



with less than average latency in the measured corner compared to the reference corner. The largest and smallest robustness value sinks have the worst multi-corner robustness, and could cause timing problems in the measured corner. If all clock sinks for a clock or skew group have a similar robustness value, then the clock tree is said to be multi-corner robust, and the skew can be maintained across those corner:

✓ Generate a different skew report using the clock timing report: Concentrate on the func mode and the worst corner:

```
report_clock_timing -type skew -modes func \
-corners ss_125c -significant_digits 3
```

The reported Skew is the difference between the max and min Latency numbers, plus or minus the clock reconvergence pessimism (CRP).

✓ Record Skew and maximum Latency for the indicated clocks:

	Skew	Latency (max)
SYS_2x_CLK		
SDRAM_CLK		

One thing to note when reviewing the skew numbers is that place\_opt has CCD enabled by default. Any balance points created by place\_opt are implemented by clock\_opt. That is why some of these skews might appear large.

✓ Note:Definition of the symbols on the right end of the report:

W	Worst-case operating condition
b	Best-case operating condition
r	Rising transition
f	Falling transition
p	Propagated clock to this pin
i	Clock inversion to this pin
-	Launching transition
+	Capturing transition

✓ Question 12. Why are the skews reported by report\_clock\_qor and report\_clock\_timing different?

.....



## 7.6 Task 6. Perform Post-CTS Optimization

In this task you will optimize the non-clock network logic to address any timing violations, and you will perform hold-fixing for the first time.

✓ Generate a timing summary before optimization:

✓ Note down the worst-case (Design) WNS/TNS/NVE numbers for setup and hold:

	WNS	TNS	NVE
Setup			
Hold			

✓ Execute post-CTS optimization:

- ✓ Once post-CTS optimization has completed, generate another timing summary.
- ✓ Question 13. Are there any setup or hold violations left?

.....

- ✓ Confirm that the design has no congestion issues.
- ✓ **Save the block** and continue to Task 8.

# 7.7 Task 7. Option B: Concurrent Clock & Data Flow

In this task, you will use the CCD flow to build the clock trees and optimize the logic. Note that **CCD** will take much longer to run compared to classic **CTS**. If you have chosen option B right away, then continue with the first step.

**Note:** If you are performing this step after you have already performed option A, then you will need to re-load the design and re-apply all settings. To simplify this, just restart ICCII and use the script scripts/load\_all.tcl – this script will re-load the design and set up everything to this point, ready for CCD.



✓ Source the following script – this will make things a little more interesting for CCD, by introducing a few setup timing violations, which will need to be fixed by the CCD algorithms. Have a look at a timing summary afterwards:

```
source scripts/margins_for_ccd.tcl
report_qor -summary
```

✓ Note down the worst-case (Design) WNS/TNS/NVE numbers for setup and hold:

	WNS	TNS	NVE
Setup			
Hold			

- ✓ Ensure that the CCD flow is enabled.
- ✓ Run the default CCD clock\_opt. This is the recommended way to run the CCD flow, all three stages (build\_clock, route\_clock and final\_opto) will be executed. This will run for at least 15 minutes. Take a break.
  - You may, of course, choose to run each stage by itself, and then perform intermediate analysis.
- ✓ After completing the run, record the design QoR to see whether CCD was able to fix all the artificially introduced violations. Note: Do not compare results with the classic CTS! Timing was purposely made worse for CCD.
- ✓ Save the block and continue to Task 8.

#### 7.8 Task 8. Analysis


- ✓ Have a look at the synthesized clock tree using the clock abstract graph GUI. In the GUI select Window → Clock Tree Analysis Window.
- ✓ In the new CTSWindow, **check** the box in the top right banner next to 'Filter clock by corner'






- This allows us to analyze clock latencies, which vary by corner. Make sure the ss\_125c corner is selected.
- ✓ In the main section of the window, where all the clocks are listed, go to the func scenario section, right click on the SYS\_2x\_CLK, then select **Clock Tree Latency Graph** of selected Corner.

This screenshot shows the latency graph for **SYS\_2x\_CLK** for the classic CTS flow (the CCD screenshot is shown on the next page):



This screenshot shows the latency graph for SYS\_2x\_CLK for the CCD flow:




As expected, the latency distribution to the register endpoints will be larger for CCD than for classic CTS.

✓ Close the CTSWindow.



- ✓ Examine the clock tree routing topology, by selecting the Clock Tree visual mode.
- ✓ In the panel that, click on the little gear symbol then make sure that "Auto Apply" is selected.
- ✓ From the list of clocks, select an individual clock to visualize its routing topology in the layout window.
- ✓ You can also select how many, and which levels of the routing topology to show.





**Note:** Level 0 is the net that connects to the clock root or source. Level 1 is the net that is driven by the first driver, etc.

- ✓ Close the Clock Tree visual mode panel.
- ✓ Examine the timing from one of the clocks constrained by v\_PCI\_CLK:

```
report_timing -from [get_clocks v_PCI_CLK]
```

✓ Question 14. Is the network latency on the input v\_PCI\_CLK propagated?



# 8. Lab 8 – Routing and Post-Route Optimization

**Objective :** To familiarize with the Routing and Post-Route Optimization in IC Compiler II **Learning outcomes:** 

- ✓ Perform routeability checks on a placed design with clock trees
- ✓ Apply routing options
- ✓ Route secondary PG nets
- ✓ Control via optimization
- ✓ Perform route and post-route optimization

report\_qor -summary

✓ Analyze the design for timing with SI enabled, and perform incremental power and crosstalk optimizations

## 8.1 Task 1. Load and check the Post-CTS Design

✓ Change to the work directory for the Routing lab, then load the post-CTS design:

```
UNIX% cd lab9_14_route_signoff
UNIX% icc2_shell -gui -f load.tcl
```

✓ The script will make a copy of the clock\_opt block and open it. Generate a timing QoR summary.

/	Question 1.	Is timing acceptable for routing?

# 8.2 Task 2. Route the Design

- ✓ To support a more immersive and interesting lab experience, there are no step- by-step instructions for this lab.
- ✓ Instead, you are asked to open the file run.tcl in an editor (or using the IC Compier II script editor), and exercise the commands line by line. We are specifically asking you not to just source the entire file, as this would defeat the purpose, which is to understand how all the



- options and commands play together. If there is an option that does not make sense, have a look at its man page.
- ✓ The following sections provide additional information and comments. The sections are ordered in such a way that you can refer to them as you go through the script.
- ✓ If you like, you can diverge from the commands in run.tcl, or you could try different efforts, different settings etc. Note, though, that the runtimes might vary. All in all, the runtimes are very quick, so you are encouraged to experiment.
- ✓ The following section is designed to be a guide through the lab. It contains information on the items that have to be configured and run, and some additional questions.
- ✓ If you need help, talk to your instructor.

## **Pre-routing Checks**

Before you route the design, it is best to ensure that there are no issues that will prevent the router from doing its job.

	Antenna	
•	Question 2.	Is the design ready for routing?

- ✓ Antenna definitions are commonly supplied in a separate TCL file, specific to the technology, using the following commands (these are the same commands used in IC Compiler):
  - ✓ define\_antenna\_rule
  - ✓ define\_antenna\_layer\_rule
  - ✓ define antenna area rule
  - ✓ define\_antenna\_accumulation\_mode
  - ✓ define\_antenna\_layer\_ratio\_scale
- ✓ In addition, there are application options that control how antenna violations are handled. Use the report\_app\_options command shown in run.tcl.
- ✓ Crosstalk Prevention



# **Crosstalk prevention**

Crosstalk prevention tries to ensure that timing-critical nets are not routed in parallel over long distances. Prevention can occur in the global routing and the track assign stages. The current recommendation is to enable prevention during the track assign stage only. In order for crosstalk prevention to occur, crosstalk (or signal integrity) analysis must also be enabled. In order to make post-route analysis and optimization more interesting (showing SI violations that need to be fixed during route\_opt), you can choose to do that "artificially" by not enabling SI analysis during routing.

# Routing, DRC Analysis

At this stage, we will route all signal nets that have not been routed previously. Any signals that have been routed already (clocks, secondary PG) will not be touched again if they are DRC clean. Auto-routing runs track assignment and detail routing. Global routing was already completed during the clock\_opt final\_opto stage.

<b>/</b>	Question 3. How many detail route iterations are run by default? (Hint: Review the man page for route_auto.)
<b>✓</b>	Question 4. How do you change the default, and how do you force the router to run through all iterations even though the router might not see any improvements?  (Hint: report_app_options *iterat*)



## **Examining Routing Design Rule Violations**

✓ Use the error browser to visualize any routing violations in the GUI that may have been left over. On the top toolbar, select the button for the error browser.



- ✓ In the popup, select zroute.err and click on Open Selected. In the new window, you can select the errors from the list, which causes the layout view to zoom to that violation.
- ✓ Close the Error Browser.

# **Signal Integrity**

- ✓ Signal integrity analysis should be turned on before routing. This will instruct the extraction engine to extract cross-coupling capacitances, and instruct the router to perform timing analysis with delta delays using these coupling capacitances. This is important when performing timing-driven routing.
- ✓ For this lab, if you left SI analysis off before auto-route, turn it on afterwards to see the SI effects, and to allow SI-related violations to be fixed during route\_opt.
- ✓ For better correlation with PrimeTime, you should also enable timing window analysis, as shown in the script.

# **Post-Route Optimization**

- ✓ For best correlation with PrimeTime, you should enable PT delay calculation, as well as StarRC fusion extraction. For timing analysis, you can also use path based analysis, which is much more accurate at this stage of the design.
- ✓ Post-route optimization is performed using route\_opt, which performs timing, logical drc, area and (optionally) CCD and power optimization.
- ✓ There are application options you have to set in order to enable CCD and power optimization.



# 9. Lab 9 – Signoff

**Objective :** To familiarize with the Signoff in IC Compiler II **Learning outcomes:** 

- ✓ Run ECO Fusion to fix the remaining violations using PrimeTime+StarRC
- ✓ Perform sign-off DRC checking and fixing
- ✓ Insert standard cell fillers
- ✓ Add sign-off metal fill using ICV

## 9.1 Task 1. Load and check the Post-Route Design

- $\checkmark$  This lab is the continuation of Lab 8.
- ✓ Invoke the IC CompilerII from the lab9\_11\_route\_signoff

```
UNIX% cd lab9_14_route_signoff
UNIX% icc2_shell -gui -f load.tcl
```

The script will make a copy of the route\_opt block and open it.

✓ Generate a timing QoR summary.

```
report_qor -summary
```

✓ Note down WNS and TNS numbers.

## 9.2 Task 2. Perform Signoff Operations

- ✓ To support a more immersive and interesting lab experience, there are no stepby-step instructions for this lab.
- ✓ Instead, you are asked to open the file run.tcl in an editor (or using the script editor) and exercise the commands line by line. We are specifically asking you not to just source the entire file, as this would defeat the purpose, which is to understand how all the options and commands play together. If there is an option that does not make sense, have a look at its man page.
- ✓ The following sections provide additional information and comments. The sections are ordered in such a way that you can refer to them as you go through the script.



#### **ECO Fusion**

- ✓ After completing route\_opt, it's important to analyze signoff timing in PrimeTime using Fusion Extraction parasitic extraction. Any violations uncovered by PT can be fixed using PT's physical ECO.
- ✓ Using Fusion, the entire ECO process can be controlled from within Fusion Compiler.
- ✓ Review the run.tcl file for the necessary commands and perform one round of ECO fixing. For ECO Fusion, you will require IC Compiler II, StarRC and PrimeTime SI.
- ✓ Note that after the ECOs have been implemented, you have to analyze timing using the command check\_pt\_qor. You should not run IC Compiler II's native timing reporting commands (report\_qor, report\_timing, ...).

## Std Cell Fillers, ICV DRC, Metal Fill

- ✓ After all post-route optimizations are complete, and any necessary ECOs have been performed, perform standard cell filler insertion as shown in the run.tcl script.
- ✓ If you want to perform signoff DRC checking, have a look at the next steps. You will find commands for performing DRC checking and also ICV DRC auto-repair.
- ✓ Please use the select\_rules filter as shown, otherwise you will see many violations which are due to a mismatch between our techfile and the ICV DRC runset.
- ✓ You can review the errors generated by ICV using the error browser. If the error browser is already open, use File →Open... and select signoff\_check\_drc.err. Otherwise select the error file in the error-browser popup (the Checker column will say "IC Validator").
- ✓ As the final step, perform metal filling using IC Validator. Have a look at the very end of the run.tcl script.
- ✓ Examine the metal fill using the GUI, as described in the lecture.