

# **Design Compiler and ICC2**

www.maven-silicon.com



## **Maven Silicon Confidential**

All the presentations, books, documents [hard copies and soft copies] labs and projects [source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon



### **Design Compiler Flow**

Basically Design Compiler optimizes a design to provide miniaturized and fastest representation of logical function. It also provides topographical technology, which allows us to predict accurate post-layout, timing, area and power during RTL synthesis. We know that Design compiler is a Graphical tool which helps us in finding a multicore-multimode designs and allows us to create and modify floorplan .I came across that it also reduces routing congestion and it improves area similarities. Usually we came across logic synthesis which is the process of converting Verilog to gate-level netlist which is mapped to a specific logic library and we check whether the synthesized design meets required functionality timing, power, and area requirements.

### **Design Flow**

Basically design flow consists of three steps i.e.

- ✓ Synthesis
- ✓ Optimization
- **✓** Compile

### **Synthesis**

As we know in this stage it generates a gate-level netlist from a RTL and design is created. Synthesis is a process where different inputs are required to carry out the design.

- ✓ Technology Files (.tf)
- ✓ Reference libraries(ref.lib)(.DB'S)
- ✓ RTL(Verilog code)
- ✓ Design constraints(.sdc)
- ✓ Floorplan constraint
- ✓ TLU-plus files(parasitic files)
- ✓ DFT inputs

### **Optimization**

Followed by synthesis we have optimization in this step we implement a combination of library cells and we have to check whether we obtained required function, area and power.

### Compile

Compile is the Design Compiler process that executes the synthesis and optimization steps. After you read in the design and perform other necessary tasks, you run the "compile\_ultra or compile" command to generate a gate-level netlist for the design.



The following are the output which are generated after synthesis

- ✓ Area
- ✓ Power
- ✓ Timing
- ✓ Design details
- ✓ Netlist
- ✓ Design constraints file
- ✓ Parasitic extraction
- ✓ SDF file (Standard delay format)

### 1. Area

- ✓ The area report gives a summary of the area of each component in the current design. The report gives the number of gates and the area size based on the specified technology library.
- ✓ The command used to get area report is **report\_area**.

```
Report : area
Design : msrv32_top
Version: T-2022_03-5P4
Date : Mon Jun 12 16:55:34 2023

Information: Updating design information... (UID-85)
Warning: Design 'msrv32_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets.
(TIM-134)
Library(s) Used:

saed32lvt_ss0p95v125c (File: /home/Aruna_TECH/risc_icc2_flow/ref/DBs/saed32lvt_ss0p95v125c.db)

Number of ports: 4184
Number of nets: 12613
Number of cells: 8724
Number of combinational cells: 6985
Number of sequential cells: 1705
Number of sequential cells: 1705
Number of macros/black boxes: 0
Number of macros/black boxes: 0
Number of references: 19

Combinational area: 16368.652688
Buf/Inv area: 16368.652688
Buf/Inv area: 11645.894999
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 28014.547597
Total area: undefined
```

### 2. Power

- ✓ Using Design compiler we can automatically minimizes power consumption at the RTL and gate level, and enables concurrent timing, area, power and test optimizations within the Design Compiler
- ✓ The command used to get power report is report\_power.



compinationat	1838											
combinational	37.7832	46.2	925	3.5053e+09	3.5893e+03	(	34.	04%)				
sequential	equential -3.5556e-01					(	( 3.21%)					
register	-9.4787e+00	0.0000 0.0000 0.0000		5.7559e+09	5.7514e+03	(	54.	54%)				
clock network	867.2683			0.0000								
black box	0.0000			0.0000	0.0000	ì	Θ.	00%)				
memory	0.0000			0.0000	0.0000							
io pad	0.0000	0.6	000	0.0000	0.0000							
Power Group		Switch Power		Leakage Power	Power				Attrs			
Estimated Cloc	k Tree Power	N/A	N/A	N/A (N/A)	N/A							
Netlist Power				9.473e+02 (94%)								
Cell		Internal	Switching	Tot Dynamic Power (uW) (% Cell/Tot)	Leakage							
	ot report corre			r prediction mode	is set. (PW	R-7	27)					
	register clock	nin interna	l nower									
Dynamic Power Units = 1uW (derived from V,C,T units) Leakage Power Units = 1pW  Attributes												
Power-specific Voltage Ur Capacitano Time Units	ce Units = 1.000 s = 1ns	ion : 9000ff	ed from V,C,	T units)								

## 3. Timing

- ✓ In Timing we can consider the following types of paths for timing analysis: Clock path, a path from a clock input port or cell pin, through one or more buffers or inverters, to the clock pin of a sequential element; for data setup and hold checks. Clock-gating path.
- ✓ The command used to get timing report is **report\_timing**.



BU/U46/Y (INVX1 LVT)	0.02	*	4.16	
BU/U48/Y (NAND2X0 LVT)	0.05	*	4.21	r
BU/U53/Y (NAND4X0 LVT)	0.04			
BU/U61/Y (NOR4X1 LVT)	0.08		1101100	
BU/U65/Y (NAND4X0 LVT)	0.04			f
BU/U121/Y (NOR4X1 LVT)	0.09	*	4.46	r
BU/U122/SO (HADDX1 LVT)	0.07	*	4.53	f
BU/U165/Y (0A222X1 LVT)	0.07	*	4.60	f
BU/U166/Y (NAND2X0 LVT)	0.04	*	4.63	r
BU/U167/Y (NAND3X0 LVT)	0.08	*	4.72	f
BU/branch taken out (msrv32 bu)	0.00		4.72	f
PC/branch taken in (msrv32 pc)	0.00		4.72	f
PC/U3/Y (AND2X1 LVT)	0.08	*	4.80	f
PC/misaligned instr out (msrv32 pc)	0.00		4.80	f
MC/misaligned instr in (msrv32 machine control)	0.00		4.80	f
MC/U38/Y (NOR3X0_LVT)	0.08	*	4.88	r
MC/U43/Y (NAND2X0_LVT)	0.03	*	4.91	f
MC/U46/Y (OA21X1_LVT)	0.05	*	4.96	f
MC/U50/Y (NAND4X0_LVT)	0.05	*	5.01	r
MC/U51/Y (INVX1_LVT)	0.03	*	5.04	f
MC/U52/Y (MUX21X1_LVT)	0.07	*	5.12	f
MC/cause_out_reg[3]/D (DFFX1_LVT)	0.00	*	5.12	f
data arrival time			5.12	
clock clk (rise edge)	10.00		10.00	
clock network delay (ideal)	0.00		10.00	
MC/cause_out_reg[3]/CLK (DFFX1_LVT)	0.00		10.00	r
library setup time	-0.04		9.96	
data required time			9.96	
data required time			9.96	
data arrival time			-5.12	
slack (MET)			4.85	

### 4. Design Details

✓ The command used to get a Design details is report\_design.

```
Design allows ideal nets on clock nets.

Library(s) Used:

saed32lvt_ss@p95v125c (File: /home/Aruna_TECH/risc_icc2_flow/ref/DBs/saed32lvt_ss@p95v125c.db)

Local Link Library:

{../../ref/DBs/saed32lvt_ss@p95v125c.db, ../../ref/DBs/saed32lvt_ss@p95v125c.db, ../../ref/DBs/saed32lvt_ss@p95v125c.db, ../../ref/DBs/saed32rvt_ss@p95v125c.db, ../../ref/DBs/saed32rvt_ss@p9
```



#### 5. Netlist

✓ The command used to get information about Netlist file is write\_verilog

```
// Created by: Synopsys DC Ultra(TM) in topographical mode
// Version
            : T-2022.03-SP4
// Date
             : Thu Jun 22 17:14:33 2023
<mark>module</mark> msrv32_pc ( branch_taken_in, rst_in, ahb_ready_in, pc_src_in, epc_in,
        trap address in, pc in, iaddr in, pc plus 4 out, i addr out,
       misaligned_instr_out, pc_mux_out );
 input [1:0] pc_src_in;
 input [31:0] epc_in;
input [31:0] trap_address_in;
 input [31:0] pc_in;
input [31:1] iaddr_in;
 output [31:0] pc_plus_4_out;
 output [31:0] i_addr_out;
 output [31:0] pc_mux_out;
 input branch taken in, rst in, ahb ready in;
 output misaligned instr_out;
wire \pc_in[1] , N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30,
        N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43, N44,
        N45, N46, N47, N48, N49, N50, n3, n4, n6, n7, n8, n9, n10, n11, n12,
        n13, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27,
        n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41,
        n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69,
         n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83,
         n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97,
        n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108, n109,
        n110, n111, n112, n113, n114, n115, n116, n117, n122, n123, n124,
        n125, n126, n127, n128, n129, n134, n135, n137, n140, n148;
 assign pc_plus_4_out[1] = \pc_in[1] ;
 assign \pc in[1] = pc in[1];
```

### 6. Design Constraints File

✓ The command used to get a design constraints are write\_sdc



```
3 # Created by write sdc on Thu Jun 22 17:14:35 2023
 6 set sdc version 2.1
 8 set units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
 9 create clock [get ports ms riscv32 mp clk in] -name clk -period 10 -waveform {0.5}
10 set_load -max 19.8643 [get nets ms_riscv32 mp_rst_in]
11 set_load -min 18.3166 [get_nets ms_riscv32 mp_rst_in]
12 set resistance 0.000165586 [get nets ms riscv32 mp rst in]
13 set load -max 0.0657342 [get mets {ms riscv32 mp rc in[63]}]
14 set load -min 0.0606373 [get mets {ms riscv32 mp rc in[63]}]
15 set resistance 1.38546e-06 [get nets {ms riscv32 mp rc in[63]}]
16 set load -max 0.139118 [get nets {ms riscv32 mp rc in[62]}]
17 set load -min 0.127401 [get nets {ms riscv32 mp rc in[62]}]
18 set resistance 2.85319e-06 [get nets {ms riscv32 mp rc in[62]}]
19 set load -max 0.108219 [get nets {ms_riscv32 mp_rc_in[61]}]
20 set_load -min 0.0998023 [get_nets {ms_riscv32 mp_rc_in[61]}]
21 set resistance 2.89554e-06 [get nets {ms riscv32 mp rc in[61]}]
22 set load -max 0.093676 [get nets {ms riscv32 mp rc in[60]}]
23 set load -min 0.0863956 [get nets {ms riscv32 mp rc in[60]}]
24 set resistance 1.85247e-06 [get nets {ms riscv32 mp rc in[60]}]
25 set_load -max 0.195276 [get_nets {ms_riscv32_mp_rc_in[59]}]
26 set load -min 0.180056 [get nets (ms riscv32 mp rc in[59]]]
27 set resistance 3.55057e-06 [get nets (ms riscv32 mp rc in[59]]]
28 set_load -max 0.209214 [get nets {ms riscv32 mp rc in[58]}]
29 set_load -min 0.192904 [get nets {ms riscv32 mp rc in[58]}]
30 set_resistance 3.78351e-06 [get_nets {ms_riscv32_mp_rc_in[50]}]
31 set_load -max 0.245641 [get nets {ms riscv32 mp rc in[57]}]
32 set load -min 0.22652 [get nets (ms riscv32 mp rc in[57]}]
33 set resistance 4.6441e-06 [get nets (ms riscv32 mp rc in[57]}]
34 set load -max 0.331215 [get nets {ms riscv32 mp rc in[56]}]
35 set load -min 0.305372 [get nets {ms riscv32 mp rc in[56]}]
36 set resistance 5.82258e-06 [get nets {ms riscv32 mp rc in[56]}]
```

### 7. Parasitic Extraction

The command used to get information about parasitic is write\_parasitic

```
Ine command used to get information about

|*SPEF "IEEE 1481-1999"

*DESIGN "msrv32_top"

*DATE "Thu Jun 22 17:14:35 2023"

*VENDOR "SYNOPSYS INC"

*PROGRAM "Synopsys Design Compiler cmos"

*VERSION "T-2022.03-SP4"

*DESIGN FLOW "SYNTHESIS"

*DIVIDER /

*DIVIDER /

*DELIMITER :

*BUS_DELIMITER []

*T_UNIT 1.0 NS

*C_UNIT 0.0010 PF

*R_UNIT 1000.0 KOHM

*L_UNIT 1.0 HENRY
               *PORTS
   *PORTS

ms riscv32 mp clk in I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in [63\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[62\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[62\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[62\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[60\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[50\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[50\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[50\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[55\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[51\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[51\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 ms riscv32 mp rc in\[54\] I *L 0.000e+00 *S 0.000e+00 0.000
```




### 8. SDF File (Standard Delay File)

✓ The command used to get information about delay files is **write\_sdf**.

```
(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "msrv32_top")
(DATE "Thu Jun 22 17:14:34 2023")
(VENDOR "saed32lvt_ss0p95v125c")
(PROGRAM "Synopsys Design Compiler cmos-annotated")
(VERSION "T-2022.03-SP4")
(DIVIDER /)
(VOLTAGE 0.95:0.95:0.95)
(PROCESS "ss0p95v125c")
(TEMPERATURE 125.00:125.00)
               TEMPERATURE 125.00:125.00:125.00)
TIMESCALE Ins)
      (TITES....
(CELL
(CELLTYPE "msrv32_top")
(INSTANCE)
                                                         | CASTANCE | DELAY | CASTANCE | DELAY | CASSOLUTE | CINTERCONNECT | WBMUX/U120/Y | U38/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U110/Y | U37/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U115/Y | U36/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U115/Y | U36/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U130/Y | U34/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U130/Y | U34/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U116/Y | U31/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U1216/Y | U31/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U125/Y | U31/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U135/Y | U29/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U140/Y | U29/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U140/Y | U27/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U146/Y | U25/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U141/Y | U24/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U116/Y | U24/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U196/Y | U22/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U156/Y | U21/A | (0.000:0.000:0.000) | (INTERCONNECT | WBMUX/U156/Y | U19/A | (0
```

✓ Schematic View Generated by Design Compiler



- ✓ We also have IC22 Compatible files which are generated by Design compiler
  - ✓ msrv32\_top.floorplan
  - ✓ msrv32\_top.icc2\_script.tcl
  - ✓ msrv32\_top.MCMM
  - ✓ msrv32\_top.settings.tcl
  - ✓ msrv32 top.v
  - ✓ write\_icc2\_files.log



### **ICC II Compile Flow**

ICC II Compiler is a complete netlist-GDS implementation, which, includes innovative for flat and hierarchical design planning, early design exploration, Congestion aware placement and optimization, clock tree synthesis, advanced node routing convergence, manufacturing compliance and signoff closure.

We have some set of inputs which we have to provide for ICC II tool such as

- ✓ Technology files(.tf) & Netlist
- ✓ NDM library's
- ✓ TLV-plus files
- ✓ Design constraints file from DC

ICC II tool is basically a PNR (Power and Routing) tool which can process some particular steps as follows.

- ✓ Floor Planning
- ✓ Placement
- ✓ Clock Tree Synthesis
- ✓ Routing

**Step 1**: First step in ICC II compiler is creating a library, we can create a library by using the same library file and Technological files .To create a library Create\_lib command is used where in which it is supported with all the technology files and library name.

```
Loading user preference file /home/Aruna_TECH/.synopsys_icc2_gui/preferences.tcl
icc2_shell> create_lib -technology ../../ref/tech/saed32nm_lp9m.tf -ref_libs \
{../../ref/CLIBs/saed32_lp9m_tech.ndm ../../ref/CLIBs/saed32_hvt.ndm \
../../ref/CLIBs/saed32_lvt.ndm ../../ref/CLIBs/saed32_rvt.ndm \
../../ref/CLIBs/saed32_sram_lp.ndm} risc_block_june_new
Information: Loading technology file '/home/Aruna_TECH/risc_pnr_flow/ref/tech/saed32nm_lp9m.tf' (FILE-007)
{risc_block_june_new}
icc2_shell>
```



**Step 2**: In this step ICC II reads a libraries in the form of NDM's i.e., Reading RTL and the reading SDC which is generated from Design compiler.

```
Number of modules read: 28

Top level ports: 239

Total ports in all modules: 4184

Total nets in all modules: 13250

Total instances in all modules: 8717

Elapsed = 00:00:00.15, CPU = 00:00:00.15
```

- **Step 3**: This step involves floor planning which in turn involves determining the locations, shape, size of modules in a chip and we can get a rough estimation of the chip area, delay and the wiring congestion thereby providing a ground work for layout.
- **Step 4**: In this step a default parasitic model is created with targeting of TLU +files and its related map files & all the related scenarios targeting to different PVTs should be created.

#### **Step 5**: Placement Creation

```
Report : report placement
Design : msrv32_top
Version: T-2022_03-Sp4
Date : Wed Jun 14 13:54:36 2023

Note: Ignoring violations of fixed cells or between fixed pairs of cells.

To include violations of / between fixed cells, disable -ignore_fixed.

Wire length report (all)

wire length in design msrv32_top: 170539.431 microns.
number of nets with unassigned pins: 234
wire length in design msrv32_top (see through blk pins): 170539.431 microns.

Total wire length: 170539.431 microns.

Physical hierarchy violations report

Violations in design msrv32_top:
0 cells have placement violation.

Total 0 cells have placement violation.

Voltage area violations report

Voltage area placed outside the voltage area which they belong to.


Total 0 macro cells placed outside the voltage area which they belong to.

Hard macro to hard macro overlap report


HM to HM overlaps in design msrv32_top: 0
Total hard macro to hard macro overlaps: 0
```



In create placement stage all the Standard cells which are placed inside the floor plan area in the global method, here all the cells are placed in overlapped manner.




To avoid overlapping we have to go for legalized placement, so that Standard cells are placed without overlapping.



After placing a standard cells we are going to place the input output pins.





**Step 6:** Clock Tree Synthesis

Clock Tree Synthesis is a technique for distributing the clock equally among all sequential parts. The purpose of Clock tree Synthesis is provided the placement data as well as the clock tree limitations as input.

A signal with constant rise and fall with ideally equal width (50 % rise and 50 % fall of the signal width) helps to control data propagation through the clock elements like Flip-Flop, Latches etc. The clock source mostly present in top-level design and from there propagation. PLL Oscillator like constant sources are being used normally in designs to get the clock.

### Inputs of CTS

- ✓ Placement DB
- ✓ CTS Spec File

### **Placement DB**


Placement DB contains Placement completed Netlist, DEF, LIB, LEF, SDC, UPF and other information which contain all the files from the placement database. This can be a zipped file. This DB is also known as PLACE EXIT db. Which means we are not going to do any standard cell placement and related things here onward.



### **CTS Spec File**

CTS spec file contains the below information:

- ✓ Inverters or buffers to be defined which will be used to balance the clock tree.
- ✓ CTS Exceptions (End points of clock tree).
- ✓ Skew group information.
- ✓ Contains target Skew, max target transition and other timing constraints as per clock tree.
- ✓ Top layer and bottom layer route info. VIA's information which will be used during clock route.
- ✓ 6 Clock related info (Generated clocks {Eg. Clock divider, Clock multiplier etc}).
- ✓ 7 NDR Rule definition.



**Step 7:** Routing

Routing is the process of path selection in any network. A computer network is made of many machines, called nodes, and paths or links that connect those nodes. Communication between two nodes in an interconnected network can take place through many different paths.

There are three types of Routing:

- ✓ Static Routing.
- ✓ Default Routing.
- ✓ Dynamic Routing.



