


# Lab - 2

## Implementation and Timing Analysis



# Review - FPGA Flow

- It is a Multi-step process



# Implementation

- It is a Multi-step process
  - Translate
  - Map
  - Place and Route



UNIVERSITY OF MINNESOTA  
**Driven to Discover<sup>SM</sup>**

# Translate


- Combines all the input netlists and constraints to a logic design file.
- Defining constraints -
  - assigning the ports in the design to the physical elements
  - specifying time requirements of the design
- Stored in a file named UCF (User Constraints File).




UNIVERSITY OF MINNESOTA

**Driven to Discover<sup>SM</sup>**

# FPGA Kit/Board



# Pacakge



UNIVERSITY OF MINNESOTA  
Driven to Discover<sup>SM</sup>

# Constraints

```
10
11 ## Switches
12 set_property PACKAGE_PIN V17 [get_ports {inNum[0]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[0]}]
14 set_property PACKAGE_PIN V16 [get_ports {inNum[1]}]
15 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[1]}]
16 set_property PACKAGE_PIN W16 [get_ports {inNum[2]}]
17 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[2]}]
18 set_property PACKAGE_PIN W17 [get_ports {inNum[3]}]
19 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[3]}]
20 set_property PACKAGE_PIN W15 [get_ports {inNum[4]}]
21 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[4]}]
22 set_property PACKAGE_PIN V15 [get_ports {inNum[5]}]
23 set_property IOSTANDARD LVCMOS33 [get_ports {inNum[5]}]
```



# Map

- Divides the whole circuit with logical elements into sub blocks such that they can be fit into the FPGA logic blocks
- FPGA elements
  - Combinational Logic Blocks (CLB),
  - Input Output Blocks (IOB))





# Place and Route

- Strategies
  - Power Driven
  - Timing Driven
  - Area Driven
  - Wire Length Driven
- Tool runs several optimization algorithms to find a balance between these

“At the End it is all a tradeoff between these Parameters”



UNIVERSITY OF MINNESOTA

**Driven to Discover<sup>SM</sup>**



# Post-Implementation

- Reports and Analysis
  - Power
  - Timing
    - Different from Synthesis, why?
  - Utilization, more than what was in synthesis?
- Functional and Timing Simulations
- DRC violations (for complex designs, RF and Analog Designs)

Schematic of a design after Elaboration, Synthesis and Implementation are all different, why?

# END

Any Questions?

