
Lab - 2

Implementation and Timing Analysis



Review - FPGA Flow

• It is a Multi-step process




Implementation

- It is a Multi-step process
 - Translate
 - Map
 - Place and Route


Translate

- Combines all the input <u>netlists</u> and <u>constraints</u> to a logic design file.
- Defining constraints -
 - assigning the ports in the design to the physical elements
 - specifying time requirements of the design
- Stored in a file named UCF (User Constraints File).

FPGA Kit/Board



Pacakge



Constraints

```
10
11 ## Switches
12 set property PACKAGE PIN V17 [get ports {inNum[0]}]
13 set property IOSTANDARD LVCMOS33 [get ports {inNum[0]}]
14 set property PACKAGE PIN V16 [get ports {inNum[1]}]
15 set property IOSTANDARD LVCMOS33 [get ports {inNum[1]}]
16 set property PACKAGE PIN W16 [get ports {inNum[2]}]
17 set property IOSTANDARD LVCMOS33 [get ports {inNum[2]}]
18 set property PACKAGE PIN W17 [get ports {inNum[3]}]
19 set property IOSTANDARD LVCMOS33 [get ports {inNum[3]}]
20 set property PACKAGE PIN W15 [get ports {inNum[4]}]
21 set property IOSTANDARD LVCMOS33 [get ports {inNum[4]}]
22 set property PACKAGE PIN V15 [get ports {inNum[5]}]
23 set property IOSTANDARD LVCMOS33 [get ports {inNum[5]}]
```


Map

- Divides the whole circuit with logical elements into sub blocks such that they can be fit into the FPGA logic blocks
- FPGA elements
 - Combinational Logic Blocks (CLB),
 - Input Output Blocks (IOB))

Place and Route

- Strategies
 - Power Driven
 - Timing Driven
 - Area Driven
 - Wire Length Driven
- Tool runs several optimization algorithms to find a balance between these

"At the End it is all a tradeoff between these Parameters"





Post-Implementation

- Reports and Analysis
 - Power
 - Timing
 - Different from Synthesis, why?
 - Outilization, more than what was in synthesis?
- Functional and Timing Simulations
- DRC violations (for complex designs, RF and Analog Designs)

Schematic of a design after Elaboration, Synthesis and Implementation are all different, why?

EE4301 - Digital Systems Design using Programmable Logic - Summer 2023

END

Any Questions?

