




# ***Hinlink-RK3568***

OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
File:	00.Cover Page		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	OWLVisionTech	Sheet:	1 of 20



# RK3568\_ABCDE (Power&Gnd)




OWL\_RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826




OWL\_RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826



OWL\_RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826




OWL\_RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826



OWL\_RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826

Rockchip Confidential

OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
	File: 02.RK3568_Power/GND		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	OWLVisionTech	Sheet:	2 of 20


# RK3568\_F (DDR PHY)

UIF

DDR4	LPDDR4	DDR3	LPDDR3	DDR4	LPDDR4	DDR3	LPDDR3				
/ DDR4 DQLO A	/ LPDDR4 DQ0 A	/ DDR3 DQ0	/ LPDDR3 DQ15	DDR4 A0	/ LPDDR4 CLKP B	/ DDR3 A9	/ ---				
DDR4 DQLO2 A	/ LPDDR4 DQ1 A	/ DDR3 DQ1	/ LPDDR3 DQ14	DDR4 A1	---	/ DDR3 A2	---				
DDR4 DQLO4 A	/ LPDDR4 DQ2 A	/ DDR3 DQ2	/ LPDDR3 DQ10	DDR4 A2	/ LPDDR4 A1 A	/ DDR3 A4	/ LPDDR3 A6				
DDR4 DQLO6 A	/ LPDDR4 DQ3 A	/ DDR3 DQ3	/ LPDDR3 DQ9	DDR4 A3	/ LPDDR4 CKEI A	/ DDR3 A3	---				
DDR4 DQLO7 A	/ LPDDR4 DQ4 A	/ DDR3 DQ4	/ LPDDR3 DQ13	DDR4 A4	/ LPDDR4 A3 B	/ DDR3 BA1	/ LPDDR3 A3				
DDR4 DQLO5 A	/ LPDDR4 DQ5 A	/ DDR3 DQ5	/ LPDDR3 DQ12	DDR4 A5	/ LPDDR4 A5 B	/ DDR3 A11	/ LPDDR3 A2				
DDR4 DQLO3 A	/ LPDDR4 DQ6 A	/ DDR3 DQ6	/ LPDDR3 DQ8	DDR4 A6	/ LPDDR4 A1 B	/ DDR3 A13	/ LPDDR3 A1				
DDR4 DQLO1 A	/ LPDDR4 DQ7 A	/ DDR3 DQ7	/ LPDDR3 DQ11	DDR4 A7	/ LPDDR4 ODT0 CA B	/ DDR3 A8	---				
/ DDR4 DML A	/ LPDDR4 DM0 A	/ DDR3 DM0	/ LPDDR3 DM1	DDR4 A8	/ LPDDR4 ODT0 CA A	/ DDR3 A6	/ LPDDR3 A9				
/ DDR4 DQSL P A	/ LPDDR4 DQSOP A	/ DDR3 DQSOP	/ LPDDR3 DQS1P	DDR4 A9	/ LPDDR4 CLKN B	/ DDR3 A5	---				
DDR4 DQSL N A	/ LPDDR4 DQSON A	/ DDR3 DQSON	/ LPDDR3 DQSIN	DDR4 A10	/ LPDDR4 CKEO B	/ DDR3 A10	---				
DDR4 DQLO A	/ LPDDR4 DQ0 A	/ DDR3 DQ0	/ LPDDR3 DQ15	DDR4 A11	/ LPDDR4 A0 A	/ DDR3 A7	/ LPDDR3 A8				
DDR4 DQLO2 A	/ LPDDR4 DQ1 A	/ DDR3 DQ1	/ LPDDR3 DQ14	DDR4 A12	/ LPDDR4 A3 A	/ DDR3 BA2	/ ---				
DDR4 DQLO4 A	/ LPDDR4 DQ2 A	/ DDR3 DQ2	/ LPDDR3 DQ10	DDR4 A13	/ LPDDR4 A0 B	/ DDR3 A14	/ LPDDR3 A0				
DDR4 DQLO6 A	/ LPDDR4 DQ3 A	/ DDR3 DQ3	/ LPDDR3 DQ9	DDR4 A14 WeH	/ LPDDR4 A4 A	/ DDR3 A15	/ LPDDR3 A5				
DDR4 DQLO7 A	/ LPDDR4 DQ4 A	/ DDR3 DQ4	/ LPDDR3 DQ13	DDR4 A15 CASH	/ LPDDR4 A2 A	/ DDR3 A0	---				
DDR4 DQLO5 A	/ LPDDR4 DQ5 A	/ DDR3 DQ5	/ LPDDR3 DQ12	DDR4 A16 RASn	/ LPDDR4 A5 A	/ DDR3 RASn	/ LPDDR3 A7				
DDR4 DQLO3 A	/ LPDDR4 DQ6 A	/ DDR3 DQ6	/ LPDDR3 DQ8	DDR4 ACTn	/ LPDDR4 CKEI B	/ DDR3 CASH	---				
DDR4 DQLO1 A	/ LPDDR4 DQ7 A	/ DDR3 DQ7	/ LPDDR3 DQ11	DDR4 BA0	/ LPDDR4 A3 B	/ DDR3 A1	---				
/ DDR4 DMU A	/ LPDDR4 DM1 A	/ DDR3 DM1	/ LPDDR3 DM3	DDR4 BA1	/ LPDDR4 A4 B	/ DDR3 A12	/ LPDDR3 A4				
/ DDR4 DQSU P A	/ LPDDR4 DQS1P A	/ DDR3 DQS1P	/ LPDDR3 DQS3P	DDR4 BQ0	/ LPDDR4 ODT1 CA B	/ DDR3 WeH	---				
DDR4 DQSU N A	/ LPDDR4 DQSON A	/ DDR3 DQSON	/ LPDDR3 DQSIN	DDR4 CK1	/ LPDDR4 ODT1 CA A	/ DDR3 BA0	---				
DDR4 DQLO A	/ LPDDR4 DQ0 A	/ DDR3 DQ0	/ LPDDR3 DQ15	DDR4 CK2	/ LPDDR4 CKEO A	/ DDR3 CK2	/ LPDDR3 CK2				
DDR4 DQLO2 A	/ LPDDR4 DQ1 A	/ DDR3 DQ1	/ LPDDR3 DQ14	DDR4 CLKP	/ LPDDR4 CLKP A	/ DDR3 CLKP	/ LPDDR3 CLKP				
DDR4 DQLO4 A	/ LPDDR4 DQ2 A	/ DDR3 DQ2	/ LPDDR3 DQ10	DDR4 CLKN	/ LPDDR4 CLKN A	/ DDR3 CLKN	/ LPDDR3 CLKN				
DDR4 DQLO6 A	/ LPDDR4 DQ3 A	/ DDR3 DQ3	/ LPDDR3 DQ9	DDR4 CS0n	/ LPDDR4 CS0n A	/ DDR3 ODT1	/ LPDDR3 ODT0				
DDR4 DQLO7 A	/ LPDDR4 DQ4 A	/ DDR3 DQ4	/ LPDDR3 DQ13	DDR4 CS1n	/ LPDDR4 CS1n A	/ DDR3 CS1n	/ LPDDR3 CS0n				
DDR4 DQLO5 A	/ LPDDR4 DQ5 A	/ DDR3 DQ5	/ LPDDR3 DQ12	DDR4 ODT0	/ LPDDR4 CS1n B	/ DDR3 ODT0	/ LPDDR3 CS1n				
DDR4 DQLO3 A	/ LPDDR4 DQ6 A	/ DDR3 DQ6	/ LPDDR3 DQ8	DDR4 ODT1	/ LPDDR4 CS0n B	/ DDR3 CS0n	/ LPDDR3 CS0n				
DDR4 DQLO1 A	/ LPDDR4 DQ7 A	/ DDR3 DQ7	/ LPDDR3 DQ11	DDR4 RESETn	/ LPDDR4 RESETn	/ DDR3 RESETn	/ ---				
/ DDR4 DMU B	/ LPDDR4 DM0 B	/ DDR3 DM2	/ LPDDR3 DM0	Note: Sequences can not be swap							
/ DDR4 DQSU P B	/ LPDDR4 DQSOP B	/ DDR3 DQS2P	/ LPDDR3 DQSOP	<div><div>GND31235</div><div>DDR3L =1.35V DDR3 =1.5V DDR4 =1.2V LPDDR3 =1.2V LPDDR4 =1.1V LPDDR4x =1.1V</div><div>DDR3L =1.35V DDR3 =1.5V DDR4 =1.2V LPDDR3 =1.2V LPDDR4 =1.1V LPDDR4x =0.6V</div></div>							
DDR4 DQSU N B	/ LPDDR4 DQSON B	/ DDR3 DQS2N	/ LPDDR3 DQSON								
DDR4 DQLO A	/ LPDDR4 DQ0 B	/ DDR3 DQ24	/ LPDDR3 DQ18	Note: Except DDR3, ether DQ sequences can not be swap							
DDR4 DQLO2 B	/ LPDDR4 DQ1 B	/ DDR3 DQ25	/ LPDDR3 DQ19								
DDR4 DQLO4 B	/ LPDDR4 DQ2 B	/ DDR3 DQ26	/ LPDDR3 DQ22								
DDR4 DQLO6 B	/ LPDDR4 DQ3 B	/ DDR3 DQ27	/ LPDDR3 DQ23								
DDR4 DQLO7 B	/ LPDDR4 DQ4 B	/ DDR3 DQ28	/ LPDDR3 DQ24								
DDR4 DQLO5 B	/ LPDDR4 DQ5 B	/ DDR3 DQ29	/ LPDDR3 DQ25								
DDR4 DQLO3 B	/ LPDDR4 DQ6 B	/ DDR3 DQ30	/ LPDDR3 DQ26								
DDR4 DQLO1 B	/ LPDDR4 DQ7 B	/ DDR3 DQ31	/ LPDDR3 DQ27								
/ DDR4 DML B	/ LPDDR4 DM1 B	/ DDR3 DM3	/ LPDDR3 DM2								
/ DDR4 DQSL P B	/ LPDDR4 DQS1P B	/ DDR3 DQS3P	/ LPDDR3 DQS2P								
DDR4 DQSL N B	/ LPDDR4 DQSON B	/ DDR3 DQS3N	/ LPDDR3 DQS2N								
DDR4 ECC DQ7	/ --	/ DDR3 ECC DQ0									
DDR4 ECC DQ0	/ --	/ DDR3 ECC DQ1									
DDR4 ECC DQ2	/ --	/ DDR3 ECC DQ2									
DDR4 ECC DQ1	/ --	/ DDR3 ECC DQ3									
DDR4 ECC DQ4	/ --	/ DDR3 ECC DQ4									
DDR4 ECC DQ3	/ --	/ DDR3 ECC DQ5									
DDR4 ECC DQ5	/ --	/ DDR3 ECC DQ6									
DDR4 ECC DQ2	/ --	/ DDR3 ECC DQ7									
/ DDR4 ECC DM	/ --	/ DDR3 ECC DM									
/ DDR4 ECC DQS P	/ --	/ DDR3 ECC DQS P									
DDR4 ECC DQS N	/ --	/ DDR3 ECC DQS N									

OWL RK3568 YPK  
SCNN\_FOXCNN\_AS0A826


RK3568\_G (OSC/PLL/PMUIO1/2)




OWL\_RK3568\_VPK  
SCNN\_F0XC0NN\_A50A826


**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

Rockchip Confidential





OWLVisionTech			
Project:	RK3568_OPC_MINI		
File:	04.RK3568_OSC/PLL/PMUIO		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	4 of 20

# RK3568\_I (VCCIO2 Domain)




# RK3568\_J (VCCIO3 Domain)



OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
File:	05.RK3568_Flash/SD Controller		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	5 of 20


## RK3568 V (USB2.0 HOST)




**Note:**



Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**




**RK3568 W (PCIe3.0 x2)**




<div style="text-align: center;">  <h1 style="margin: 0;">OWLVisionTech</h1> </div>			
<b>Project:</b>	RK3568_OPC_MINI		 <div style="text-align: center;"> <b>OWLVisionTech</b>  <small>Open Source Vision Technology</small> </div>
<b>File:</b>	06.RK3568_USB/PCIe/SATA_PHY		
<b>Date:</b>	Friday, June 24, 2022		
<b>Designer:</b>	<designer>		<b>Rev:</b> <Revision> <b>Sheet:</b> 6 of 20


RK3568\_K (VCCIO4 Domain)



RK3568\_N (VCCIO7 Domain)



RK3568\_O (SARADC/OTP)



BOM ID Versions TABLE 1

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	100K	100K	2047	0.9V	V3.0
LEVEL4	100K	DNP	4096	1.8V	V4.0


Board ID Versions TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	WIFI AP6212+SATA
LEVEL2	100K	20K	682	0.3V	WIFI AP6256+SATA
LEVEL3	100K	100K	2047	0.9V	WIFI WIFI6
LEVEL4	100K	200K	4096	1.2V	WIFI NC+SATA


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

OWLVisionTech

Project:	RK3568_OPC_MINI	 Owl Vision Tech	
File:	07.RK3568_SARADC/GPIO		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	7 of 20

# RK3568\_P (MIPI\_CSI\_RX)




MIPI CSI RX AVDD 0V9


MIPI CSI RX AVDD 1V8


OWL\_RK3568\_YPK  
SCNN\_FOXC0NN\_AS0A826

# RK3568\_M (VCCIO6 Domain)




OWL\_RK3568\_YPK  
SCNN\_FOXC0NN\_AS0A826




OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
File:	08.RK3568_VI Interface		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	8 of 20




RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




RK3568\_S(MIPI\_DSI\_TX1)



RK3568\_T(eDP\_TX)



RK3568\_Q(HDMI2.0\_TX)



HDMI TMDs trace  
100 Ohm ±10%

Note:  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3568\_H (VCCIO1 Domain)

U1H


## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/	UART3 RX M0	/	CAN1 RX M0	/	AUDIOPWM LOUT P	/	ACODEC ADC DATA	/	GPI01 A0 u	43
I2C3 SCL M0	/	UART3 TX M0	/	CAN1 TX M0	/	AUDIOPWM LOUT N	/	ACODEC ADC CLK	/	GPI01 A1 u	47
I2S1 MCLK M0	/	UART3 RTSn M0	/	SCR CLK	/	PCIE30X1 PERSTn M2	/				
I2S1 SCLK TX M0	/	UART3 CTSn M0	/	SCR IO	/	PCIE30X1 WAKEn M2	/	ACODEC DAC CLK	/		39
I2S1 SCLK RX M0	/	UART4 RX M0	/	PDM CLK1 M0	/	SPDIF TX M0	/			GPI01 A4 d	
I2S1 LRCK TX M0	/	UART4 RTSn M0	/	SCR RST	/	PCIE30X1 CLKREOn M2	/	ACODEC DAC SYNC	/		
I2S1 LRCK RX M0	/	UART4 TX M0	/	PDM CLK0 M0	/	AUDIOPWM ROUT P	/				
I2S1 SDO0 M0	/	UART4 CTSn M0	/	SCR DET	/	AUDIOPWM ROUT N	/	ACODEC DAC DATAL	/		41
I2S1 SDO1 M0	/	I2S1 SDI3 M0	/	PDM SDI3 M0	/	PCIE20 CLKREOn M2	/	ACODEC DAC DATAR	/	GPI01 B0 d	45
I2S1 SDO2 M0	/	I2S1 SDI2 M0	/	PDM SDI2 M0	/	PCIE20 WAKEn M2	/	ACODEC ADC SYNC	/	GPI01 B1 d	255
I2S1 SDO3 M0	/	I2S1 SDI1 M0	/	PDM SDI1 M0	/	PCIE20 PERSTn M2	/			GPI01 B2 d	
		I2S1 SDIO M0	/	PDM SDIO M0	/		/				


VCCIO1 Volatge =1.8V/3.3V  
Default 3.3V

OWL RK3568 YPK  
SCNN\_FOXCINN\_AS0A826



Rockchip Confidential

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
File:	19.RK3568_Audio Interface		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	10 of 20

# RK3568\_L (VCCIO5 Domain)

U1L


VCCIO5 Domain									
Operating Voltage=1.8V/3.3V									
LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREOn M1	/ I2S1 MCLK M2	/	GPIO2 D0 d			
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/	GPIO2 D1 d			
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREOn M1	/ I2S1 LRCK TX M2	/	GPIO2 D2 d			
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/	GPIO2 D3 d			
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREOn M1	/ I2S1 SDI1 M2	/	GPIO2 D4 d			
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/	GPIO2 D5 d			
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/	GPIO2 D6 d			
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/	GPIO2 D7 d			
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/	GPIO3 A0 d			
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/	GPIO3 A1 d			
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/	GPIO3 A2 d			
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/	GPIO3 A3 d			
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/	GPIO3 A4 d			
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/	GPIO3 A5 d			
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/	GPIO3 A6 d			
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/	/ SDMMC2 DET M1	/	GPIO3 A7 d			
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLKO 25M M0	/	/ SDMMC2 PWREN M1	/	GPIO3 B0 d			
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/	GPIO3 B1 d			
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/	GPIO3 B2 d			
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/	GPIO3 B3 d			
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/	GPIO3 B4 d			
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/	GPIO3 B5 d			
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/	GPIO3 B6 d			
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/	GPIO3 B7 d			
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/	GPIO3 C0 d			
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/	GPIO3 C1 d			
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/	GPIO3 C2 d			
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/	GPIO3 C3 d			
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/	GPIO3 C4 d			
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/	GPIO3 C5 d			

VCCIO5 Volatge =1.8V/3.3V  
Default 1.8V

VCCIO5 Volatge =1.8V/3.3V  
Default 1.8V

OWL RK3568\_YPK  
SCNN\_FOXCONN\_AS0A826

BT与EVB一样之前不一样




金手指要改为3V3


## Note:







Caps of between dashed green lines and U1000 should be placed under the U1000 package





Rockchip Confidential



OWLVisionTech			
Project:	RK3568_OPC_MINI	 OWLVisionTech	
File:	20.RK3568_VO Interface_2		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	11 of 20














<div style="text-align: center;">  <h2 style="margin: 0;">OWL VisionTech</h2> </div>			
Project:	RK3568_OPC_MINI	<div style="text-align: center;">  <h2 style="margin: 0;">OWL VisionTech</h2> </div>	
File:	24.Ethernet-GEPHY_RGMII0		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	15 of 20






# WIFI/BT Module

## Module Power



When standby, SDIO of SOC is powered on continuously, r6009 and r6008 are not connected, r6010 is connected, WIFI\_WAKEHOST is used to wake up SOC by default.

When standby, SDIO of SOC is powered off, r6009 and r6008 are connected, r6010 is not connected and wake up SOC by WAKEUP\_SOC\_OPTION

OWLVisionTech			
Project:	RK3568_OPC_MINI		OWLVisionTech
File:	26.WIFI6+PCIE2.5G		
Date:	Friday, June 24, 2022	Rev:	<Revision>
Designer:	<designer>	Sheet:	17 of 20



