

RTL8363NB

RTL8364NB

RTL8365MB-VC

RTL8367RB-VB

**RTL8367SB** 

**RTL8367S** 

RTL8366SC

RTL8363SC

RTL8370MB

**RTL8310SR** 

RTL8363NB-VB

RTL8364NB-VB

RTL8363SC-VB

UN-MANAGED 10/100M & 10/100/100M SWITCH CONTROLLER

## **Programming Guide**

(CONFIDENTIAL: Development Partners Only)

Rev. 1.3.11 26<sup>th</sup> June 2017



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211 Fax: +886-3-577-6047

www.realtek.com



#### **COPYRIGHT**

© 2014/2015/2016/2017 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

#### **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

#### **DISCLAIMER**

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

#### **USING THIS DOCUMENT**

Though every effort has been made to assure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

#### CONFIDENTIALITY

This document is confidential and should not be provided to a third-party without the permission of Realtek Semiconductor Corporation.

#### **REVISION HISTORY**

Revision	Release Date	Summary
1.3.0	2014/03/17	First Release
1.3.1	2014/06/09	update API rtk_eee_portEnable_set to control EEE
		update API rtk_port_phyAutoNegoAbility_set
		update API rtk_port_phyAutoNegoAbility_get
		update API rtk_port_phyForceModeAbility_set
		update API rtk_port_phyForceModeAbility_get
		update API rtk_port_phyStatus_get
		update API rtk_port_phyReg_set
		update API rtk_port_phyReg_get
		update API rtk_port_phyEnableAll_set
		update API rtk_switch_init
		update API rtk_switch_greenEthernet_set



		update API rtk_switch_greenEthernet_get	
		update driver rtl8367c_asicdrv_eee.c	
		update driver rtl8367c_asicdrv_green.c	
		update driver rtl8367c_asicdrv_port.c	
		update driver rtl8367c_asicdrv_phy.c	
		add driver rtl8367c_asicdrv_oam.c	
		add driver rtl8367c_asicdrv_oam.h	
		add driver rtl8367c_asicdrv_rldp.c	
		add driver rtl8367c_asicdrv_rldp.h	
1.3.2	2014/07/21	Update API rtk_switch_init	
		Update API rtk_port_phyComboPortMedia_set	
		Update API rtk_port_phyComboPortMedia_get	
		Update API rtk_port_macForceLinkExt_set	
		Update API rtk_port_macStatus_get	
		Update API rtk_qos_init	
		Update API rtk_stat_port_getAll	
1.3.3	2014/10/08	Update API rtk_switch_init	
		Update API rtk_port_phyComboPortMedia_set	
		Update API rtk_port_macForceLinkExt_set	
		Update API rtk_port_macForceLinkExt_get	
		Update API rtk_port_phyStatus_get	
		Update Driver rtl8367c_setAsicPortRTCT	
		Update Driver rtl8367c_setAsicEavPortInterruptStatus	
		Update Driver rtl8367c_getAsicEavPortInterruptStatus	
		Update Driver rtl8367c_setAsicEavPortEnable	
		Update Driver rtl8367c_getAsicEavPortEnable	
		Update Driver rtl8367c_getAsicEavPortTimeStamp	
1.3.4	2015/01/06	Add support new switch "RTL8366SC"	
		Enable Dynamic router porting learning in API "rtk_igmp_init"	
		Update Fiber port parameter in API "rtk_port_phyComboPortMedia_set"	
		Update QoS parameter in API "rtk_qos_init"	
		Modify Configuration in API "rtk_rldp_config_set"	
		Update HSGMII parameter in API "rtk_switch_init"	
		Update HSGMII parameter in driver "rtl8367c_setAsicPortExtMode"	
1.3.5	2015/06/05	Add supporting for new switch: RTL8363SC, RTL8370MB, RTL8310SR	
		Prevent to return error ACL rule when rule is invalid in API "rtk_filter_igrAcl_cfg_get"	
		Add new API "rtk_port_rtctDisable_set"	
		Change queue weight setting from 128 to 127 in API "rtk_qos_schedulingQueue_set"	
<u> </u>	l .		



		Fix error meter ID checking in API "rtk_rate_egrQueueBwCtrlRate_set"
		Set TX Mirror isolation leaky to enabled in API "rtk_switch_init"
		Update API "rtk_port_phyAutoNegoAbility_set" & "rtk_port_phyAutoNegoAbility_get"
		Update driver "rtl8367c_setAsicPHYReg" & "rtl8367c_getAsicPHYReg"
		Add driver "rtl8367c_setAsicPortRTCTDisable"
		Update driver "rtl8367c_setAsicAprMeter" & "rtl8367c_getAsicAprMeter"
		Update driver "rtl8367c_setAsicSvlanDmacCvidSel"
		Update driver "rtl8367c_getAsicSvlanDmacCvidSel"
1.3.6	2015/08/10	Update API "rtk_port_phyComboPortMedia_set" for Fiber port configuration.
		Update API "rtk_switch_init" for RTL8370MB & RTL8310SR.
		Update API "rtk_port_macForceLinkExt_set" for HSGMII port configuration.
		Update API "rtk_l2_addr_next_get" for fixing reading unicast entry error.
		Update API "rtk_stat_port_get" & "rtk_stat_port_getAll" for RTL8370MB, & RTL8310SR.
		Update driver "rtl8367c_setAsicPortRTCTEnable" for RTL8370MB & RTL8310SR.
1.3.7	2015/10/29	Update API "rtk_switch_init" for supporting new switch RTL8367S
		Update API "rtk_svlan_memberPortEntry_set" for delete SVLAN
		Update driver "rtl8367c_setAsicPortExtMode" for HSGMII port configuration
		Update rtk_types.h for avoiding compiler warning.
		Add API "rtk port sds reset"
		Add API "rtk led OutputEnable set"
		Add API "rtk led OutputEnable get"
		Update enum definition "rtk cpu position t"
1.3.8	2016/01/29	Update API "rtk_igmp_groupInfo_get" for getting IGMP group information
		Add API "rtk_led_groupAbility_set" & "rtk_led_groupAbility_get"
		Update API "rtk_switch_init" for updating initialization parameter for RTL8370MB & RTL8310SR.
		Remove endian compile flag in all source files.
1.3.9	2016/08/04	Fix error boundary check in "rtk_filter_igrAcl_cfg_add".
		Revise portmask checking in "rtk_led_enable_set".
		Revise port ID checking in "rtk_led_modeForce_set" and "rtk_led_modeForce_get".
		Add API "rtk_led_serialModePortmask_set" and "rtk_led_serialModePortmask_get".
		Add Chip family checking in "rtk_port_phyComboPortMedia_set" and "rtk_port_phyComboPortMedia_get".
		Add API "rtk_port_sgmiiLinkStatus_get".
		Add API "rtk_port_sgmiiNway_set" and "rtk_port_sgmiiNway_get".
		Add support 100Base-X and 1000Base-X in API "rtk_port_macForceLinkExt_set"
		Fix error array index assignment in API "rtk svlan checkAndCreateMbr".
		Fix error data writing in driver "rtl8367c_setAsicAclRule".
		Update Green Ethernet configuration in driver "rtl8367c_setAsicGreenEthernet".
		opune oreen Emerica comingulation in univer 10000/c_setAstcoreemEmet .



		Add driver "rtl8367c_setAsicLedSerialOutput" and "rtl8367c_getAsicLedSerialOutput".
		Add driver "rtl8367c_setAsicSdsReg" and "rtl8367c_getAsicSdsReg".
		Revise reset procedure in "rtl8367c_sdsReset".
		Add driver "rtl8367c_getSdsLinkStatus".
		Add driver "rtl8367c_setSgmiiNway" and "rtl8367c_getSgmiiNway".
		Update driver "rtl8367c_getAsicPortRTCTResult".
		Add API for managing I2C
1.3.10	2017/03/09	Add more error checking in API "rtk_filter_igrAcl_cfg_add", "rtk_dot1x_eapolFrame2CpuEnable_set" & "rtk_led_operation_set".
		Remove unused error checking in API "rtk_rate_igrBandwidthCtrlRate_set".
		Add variable initialization in API "rtk_12_entry_get".
		Update configuration parameter in API "rtk_port_phyComboPortMedia_set".
		Update configuration parameter in API "rtk_port_macForceLinkExt_set".
		Update switch initialization parameter in API rtk_switch_init() for following switch chip
		• RTL8370MB
		• RTL8310SR
		• RTL8363NB-VB
		• RTL8364NB-VB
		RTL8363SC-VB
		Fix error configuration of care tag in API "rtk filter igrAcl cfg get".
		Fix error checking in driver "rtl8367c getAsicEavPortTimeStamp"
		Fix error checking in driver "rtl8367c setAsicForceLed" & "rtl8367c getAsicForceLed"
		Fix error checking in driver "rtl8367c setAsicLedOperationMode".
		Fix error checking in driver "rtl8367c_setAsicVlanPortAndProtocolBased"
		Fix error checking in driver "rtl8367c getAsicVlanPortAndProtocolBased".
		Add more error checking in driver "rtl8367c_setAsicIGMPv1Opeartion", "rtl8367c_setAsicIGMPv2Opeartion", "rtl8367c_setAsicIGMPv3Opeartion"
		Add more error checking in driver "rtl8367c_setAsicMLDv1Opeartion" & "rtl8367c_setAsicMLDv2Opeartion".
		Add more error checking in driver "rtl8367c_getAsicMIBsCounter"
		Update extension port configuration parameter in driver "rtl8367c_setAsicPortForceLinkExt", "rtl8367c_sdsReset", "rtl8367c_getSdsLinkStatus", "rtl8367c_setSgmiiNway" & "rtl8367c_getSgmiiNway"
1.3.11	2017/06/26	Add pseudo Lock/Unlock protection for every API. Users can redefine them in rtk_switch.h to prevent API calls be interrupted in multi-process environment.
		Revise pointer access coding style in driver rtl8367c_setAsicEavMacAddress
		Revise pointer access coding style in driver rtl8367c_setAsicL2LookupTb
		Revise pointer access coding style in driver rtl8367c_setAsicMacAddress
		Revise pointer access coding style in driver rtl8367c_setAsicSvlanMC2SConf, rtl8367c_setAsicSvlanSP2CConf
		Update HSGMII/SGMII configuration in API rtk_port_macForceLinkExt_set

Return all 32 bits of group IP address in API rtk_12_ipMcastAddr_get,
rtk_12_ipMcastAddr_next_get, rtk_12_ipVidMcastAddr_get,
rtk_12_ipVidMcastAddr_next_get





# **Table of Contents**

1. OV	ERVIEW	1
2. DIR	RECTORY STRUCTURE	2
	IC DRIVER	
	PORTING ISSUE	
3.1.		
3.2. 3.3.	MDC/MDIOSPI	
3.3. 3.4.	BOOT UP TIME	
3.4. 3.5.	MULTI-PROCESS PROTECTION	
4. RTI	K API FOR SWITCH	
4.1.	CHIP INITIAL	11
4.2.	VLAN	12
4.3.	VLAN STACKING	19
4.4.	LOOKUP TABLE	26
4.5.	QoS	39
4.6.	CPU PORT	47
4.7.	INTERRUPT	
4.8.	MIB	
4.9.	PHY	
4.10.	LED	
4.11.	RMA	
4.12.	STORM FILTERING CONTROL	
4.13.	PORT MIRROR	
4.14.	FORCE EXTERNAL INTERFACE	
4.15.	PORT ISOLATION	
4.16.	MAC LEARNING LIMIT	
4.17.	ACL	
4.18.	EEE	
4.19.	802.1X	
4.20.	Share Meter	
4.21.	IGMP	102
5. API	PLICATION	108
5.1.	Wireless Router	108
5.2.	XDSL Modem	110
6. PO	RT NUMBER IN SWITCH	112
6.1.	PORTS MAPPING	



## **List of Tables**

TABLE 1. SWITCH SOFTWARE PACKAGE FILE LIST	2
TABLE 2. PRIORITY TO QUEUE ASSIGNMENT	41
TABLE 3. DOT1Q PRIORITY REMAPPING	41
TABLE 4. CPU TAG FORMAT	47
TABLE 5. CPU TAG FIELDS	47
TABLE 6. STATISTIC LIST	56
TABLE 7. RESERVED MULTICAST ADDRESS	67
TABLE 8. ACL RULE FORMAT	
TABLE 9. ACL TEMPLATE TYPE	81
TABLE 10. ACL TEMPLATE CONFIGURATION EXAMPLE	82
TABLE 11. DEFAULT ACL TEMPLATE CONFIGURATION	
TABLE 12. FIELD SELECTOR	82
TABLE 13. DEFAULT FIELD SELECTOR CONFIGURATION	83
TABLE 14. SWITCH FEATURES AND FIELD SELECTOR.	83
TABLE 15. CARE TAG LIST	84
TABLE 16. PORT MAPPING FOR UTP AND EXT PORT.	
List of Figures	
FIGURE 1. PRIORITY SELECTION FLOW	
FIGURE 2. PRIORITY SELECTION CONFIGURATION	39
FIGURE 3. DOT1Q PRIORITY SELECTION FLOW	40
FIGURE 4. QUEUE SCHEDULING	
FIGURE 5. SCHEDULING BETWEEN STRICT PRIORITY AND WFQ	41
FIGURE 6. INTERRUPT POLARITY	52
FIGURE 7. RX MIRROR	
FIGURE 8. TX MIRROR	73
FIGURE 9. MIRROR ISOLATION	73



## 1. Overview

This API package supports multiple Realtek Switches. The term "switch" is used to represent all switch chips supported by this API package.

This API package contains ASIC drivers. ASIC drivers provide general APIs that based on user configuration to configure relative ASIC registers. Inside of the ASIC driver, it uses GPIO to emulate SMI signal, MDC/MDIO or SPI to communicate with switch. This part needs to be porting to the target platform.



1



# 2. Directory Structure

The switch release package is distributed with the following files:

Table 1. switch Software Package File List

rable 1. Switch Gottware Lackage File List		
File name	Description	
smi.c	Using two GPIO pins to emulate SMI signals to access switch PHY registers. This file should be porting to the target platform.	
Smi.h	API declaration for SMI.	
Acl.c	Source code of API for ACL.	
Acl.h	Definition of API for ACL.	
Cpu.c	Source code of API for CPU tag.	
Cpu.h	Definition of API for CPU tag.	
Dot1x.c	Source code of API for dot1X	
dot1x.h	Definition of API for dot1X	
eee.c	Source code of API for EEE	
eee.h	Definition of API for EEE	
i2c.c	Source code of API for I2C	
i2c.h	Definition of API for I2C	
igmp.c	Source code of API for IGMP	
igmp.h	Definition of API for IGMP	
interrupt.c	Source code of API for Interrupt	
interrupt.h	Definition of API for Interrupt	
12.c	Source code of API for L2	
12.h	Definition of API for L2	
leaky.c	Source code of API for Leaky	
leaky.h	Definition of API for Leaky	
led.c	Source code of API for LED	
led.h	Definition of API for LED	
mirror.c	Source code of API for Mirror	
mirror.h	Definition of API for Mirror	
oam.c	Source code of API for OAM	



oom h	Definition of API for OAM
oam.h	
port.c	Source code of API for port
port.h	Definition of API for port
ptp.c	Source code of API for PTP
ptp.h	Definition of API for PTP
qos.c	Source code of API for QoS
qos.h	Definition of API for QoS
rate.c	Source code of API for Rate
rate.h	Definition of API for Rate
rldp.c	Source code of API for RLDP
rldp.h	Definition of API for RLDP
rtk_switch.c	Source code of API for switch core function
rtk_switch.h	Definition of API for switch core function
stat.c	Source code of API for statistic
stat.h	Definition of API for statistic
storm.c	Source code of API for storm control
storm.h	Definition of API for storm control
svlan.c	Source code of API for SVLAN
svlan.h	Definition of API for SVLAN
trap.c	Source code of API for trap
trap.h	Definition of API for trap
trunk.c	Source code of API for trunk
trunk.h	Definition of API for trunk
vlan.c	Source code of API for VLAN
vlan.h	Definition of API for VLAN
rtk_types.h	Type definition of API
rtk_errno.h	Error codes for ASIC driver.
rtl8367c_reg.h	The register definition for ASIC Driver.
rtl8367c_base.h	The general registers mapping from rtl8367b_reg.h
rtl8367c_asicdrv.c	Source code of ASIC driver low-level API.
rtl8367c_asicdrv.h	Constant and API declaration for ASIC driver low-level API.
rtl8367c_asicdrv_acl.c	Source code of ASIC driver API for ACL.
rtl8367c_asicdrv_acl.h	Constant and API declaration for ASIC driver API for ACL.
rtl8367c_asicdrv_cputag.c	Source code of ASIC driver API for CPU tag.
rtl8367c_asicdrv_cputag.h	Constant and API declaration for ASIC driver API for CPU



	tag.
rtl8367c_asicdrv_dot1x.c	Source code of ASIC driver API for 802.1X.
rtl8367c_asicdrv_dot1x.h	Constant and API declaration for ASIC driver API for 802.1X.
rtl8367c_asicdrv_eav.c	Source code of ASIC driver API for EAV.
rtl8367c_asicdrv_eav.h	Constant and API declaration for ASIC driver API for EAV.
rtl8367c_asicdrv_eee.c	Source code of ASIC driver API for EEE.
rtl8367c_asicdrv_eee.h	Constant and API declaration for ASIC driver API for EEE.
rtl8367c_asicdrv_i2c.c	Source code of ASIC driver API for I2C.
rtl8367c_asicdrv_i2c.h	Constant and API declaration for ASIC driver API for I2C.
rtl8367c_asicdrv_fc.c	Source code of ASIC driver API for flow control.
rtl8367c_asicdrv_fc.h	Constant and API declaration for ASIC driver API for flow control.
rtl8367c_asicdrv_green.c	Source code of ASIC driver API for Green Feature.
rtl8367c_asicdrv_green.h	Constant and API declaration for ASIC driver API for Green Feature.
rtl8367c_asicdrv_hsb.c	Source code of ASIC driver API for HSB.
rtl8367c_asicdrv_hsb.h	Constant and API declaration for ASIC driver API for HSB.
rtl8367c_asicdrv_igmp.c	Source code of ASIC driver API for IGMP.
rt18367c_asicdrv_igmp.h	Constant and API declaration for ASIC driver API for IGMP.
rtl8367c_asicdrv_inbwctrl.c	Source code of ASIC driver API for ingress bandwidth control.
rtl8367c_asicdrv_inbwctrl.h	Constant and API declaration for ASIC driver API for ingress bandwidth control.
rtl8367c_asicdrv_interrupt.c	Source code of ASIC driver API for interrupt.
rtl8367c_asicdrv_interrupt.h	Constant and API declaration for ASIC driver API for interrupt.
rtl8367c_asicdrv_led.c	Source code of ASIC driver API for LED.
rtl8367c_asicdrv_led.h	Constant and API declaration for ASIC driver API for LED.
rtl8367c_asicdrv_lut.c	Source code of ASIC driver API for lookup table.
rtl8367c_asicdrv_lut.h	Constant and API declaration for ASIC driver API for lookup table.
rtl8367c_asicdrv_meter.c	Source code of ASIC driver API for share meter.
rtl8367c_asicdrv_meter.h	Constant and API declaration for ASIC driver API for share meter.
rtl8367c_asicdrv_mib.c	Source code of ASIC driver API for MIB.
rtl8367c_asicdrv_mib.h	Constant and API declaration for ASIC driver API for MIB.
rtl8367c_asicdrv_misc.c	Source code of ASIC driver API for misc.
rtl8367c_asicdrv_misc.h	Constant and API declaration for ASIC driver API for misc.
rtl8367c_asicdrv_mirror.c	Source code of ASIC driver API for mirror.



rtl8367c_asicdrv_mirror.h	Constant and API declaration for ASIC driver API for mirror.
rtl8367c_asicdrv_oam.c	Source code of ASIC driver API for OAM.
rtl8367c_asicdrv_oam.h	Constant and API declaration for ASIC driver API for OAM.
rtl8367c_asicdrv_phy.c	Source code of ASIC driver API for PHY.
rtl8367c_asicdrv_phy.h	Constant and API declaration for ASIC driver API for PHY.
rtl8367c_asicdrv_port.c	Source code of ASIC driver API for port.
rtl8367c_asicdrv_port.h	Constant and API declaration for ASIC driver API for port.
rtl8367c_asicdrv_portIsolation.c	Source code of ASIC driver API for port isolation.
rtl8367c_asicdrv_portIsolation.h	Constant and API declaration for ASIC driver API for port isolation.
rtl8367c_asicdrv_qos.c	Source code of ASIC driver API for QoS.
rtl8367c_asicdrv_qos.h	Constant and API declaration for ASIC driver API for QoS.
rtl8367c_asicdrv_rldp.c	Source code of ASIC driver API for RLDP.
rtl8367c_asicdrv_rldp.h	Constant and API declaration for ASIC driver API for RLDP.
rtl8367c_asicdrv_rma.c	Source code of ASIC driver API for RMA.
rtl8367c_asicdrv_rma.h	Constant and API declaration for ASIC driver API for RMA.
rtl8367c_asicdrv_scheduling.c	Source code of ASIC driver API for packet scheduling.
rtl8367c_asicdrv_scheduling.h	Constant and API declaration for ASIC driver API for packet scheduling.
rtl8367c_asicdrv_specialCongest.c	Source code of ASIC driver API for special Congest.
rtl8367c_asicdrv_specialCongest.h	Constant and API declaration for ASIC driver API for special Congest.
rtl8367c_asicdrv_storm.c	Source code of ASIC driver API for RMA.
rtl8367c_asicdrv_storm.h	Constant and API declaration for ASIC driver API for RMA.
rtl8367c_asicdrv_svlan.c	Source code of ASIC driver API for SVLAN.
rtl8367c_asicdrv_svlan.h	Constant and API declaration for ASIC driver API for SVLAN.
rtl8367c_asicdrv_trunking.c	Source code of ASIC driver API for port trunking.
rtl8367c_asicdrv_trunking.h	Constant and API declaration for ASIC driver API for port trunking.
rtl8367c_asicdrv_unknownMulticast.c	Source code of ASIC driver API for unknown multicast packet process.
rtl8367c_asicdrv_unknownMulticast.h	Constant and API declaration for ASIC driver API for unknown multicast packet process.
rtl8367c_asicdrv_vlan.c	Source code of ASIC driver API for VLAN.
rtl8367c_asicdrv_vlan.h	Constant and API declaration for ASIC driver API for VLAN.



## 3. ASIC Driver

This API package is a passive software and independent from any OS. That is, by porting it into user's platform, users can initialize and configure switch via this API package.

This API package works like a "switch configuration tool". It is not a driver at kernel of embedded OS. Users should treat this API as an application which response to control switch.

## 3.1. Porting issue

The management interface of switch is SMI (Serial Management Interface), SCK is clock and SDA transmits data. The demo code using two GPIO pins to emulate SDA/SCK signals. Porting ASIC driver to customer platform needs to modify files **smi.c** and **smi.h**. In these files, there are two kinds of realization, one is realized by calling GPIO API, and the other is by configuring CPU GPIO register directly. If you want to write your own SDA/SCK code, you should follow these steps:

Firstly, choose two GPIO pins, specify one as SCK, the other as SDA; 2 local variables in smi.c represent these GPIO pins. Customer should redefine/declare them in smi.c

Secondly, rewrite four local functions <code>\_smi\_start</code>, <code>\_smi\_readBit</code>, <code>\_smi\_writeBit</code> and <code>\_smi\_stop</code>. <code>\_smi\_start</code> sets SDA pin from high to low at SCK high state. <code>\_smi\_stop</code> sets SDA pin from low to high at SCK high state. <code>\_smi\_readBit</code> generates 1 -> 0 transition and sampled at 1 to 0 transition time, thus read one bit from SDA/SCL interface. <code>\_smi\_writeBit</code> generates 0 -> 1 transition and put data ready during 0 to 1 whole period, it write one bit into the interface. The sample code for generating I2C waveform already in these 4 local functions is pseudo-implemented by 3 GPIO control function. These 3 GPIO control function should be redefined/implemented.

```
#define GPIO_DIRECTION_SET(gpioID, direction)
#define GPIO_DATA_SET(gpioID, data)
#define GPIO_DATA_GET(gpioID, pData)
```

Between SCK 1 and 0 transitions, proper delay should be added; delay time would affect the interface accessing speed, the less delay, the higher speed. The following define is listed in smi.h.



```
#define DELAY 10000 /* the less delay, the higher speed */
```

### 3.2. MDC/MDIO

The MDC/MDIO interface should co-operate with hardware setup. If users want to use MDC/MDIO interface instead of SMI interface, the register access sample code of MDC/MDIO is in **smi.c**. For MDC/MDIO interface, users also need to define the flag "MDC\_MDIO\_OPERATION" in Makefile.

#### Example:

```
/* Makefile in linux system */
CFLAGS += -DMDC_MDIO_OPERATION
```

The PHY ID used at Realtek unmanaged switch could be 0 or 29 depend on the strapping pin configuration. Customer should define the PHY ID in smi.c which matches the H/W setting.

```
#define MDC_MDIO_PHY_ID 0 /* PHY ID 0 or 29 */
```

The MDC/MDIO register access procedure is 4 steps combination of normal MDC/MDIO access. The PHY ID used in this interface for access switch is 0. The MDC/MDIO interface is only acted as an indirect access interface for accessing internal switch register. Without correct commands order and combination, switch doesn't response. The command order for reading and writing a register is listed as following. This sample codes are also put into smi\_write() and smi\_read() in smi.c.

```
rtk_int32 smi_write(rtk_uint32 mAddrs, rtk_uint32 rData)
{
    /* Write address control code to register 31 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_CTRLO_REG, MDC_MDIO_ADDR_OP);

    /* Write address to register 23 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_ADDRESS_REG, mAddrs);
```



```
/* Write data to register 24 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,

MDC_MDIO_DATA_WRITE_REG, rData);

/* Write data control code to register 21 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,

MDC_MDIO_CTRL1_REG, MDC_MDIO_WRITE_OP);

return RT_ERR_OK;
}
```

```
rtk_int32 smi_read(rtk_uint32 mAddrs, rtk_uint32 *rData)
{
    /* Write address control code to register 31 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_CTRLO_REG, MDC_MDIO_ADDR_OP);

    /* Write address to register 23 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_ADDRESS_REG, mAddrs);

    /* Write read control code to register 21 */
    MDC_MDIO_WRITE(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_CTRL1_REG, MDC_MDIO_READ_OP);

    /* Read data from register 25 */
    MDC_MDIO_READ(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_READ(MDC_MDIO_PREAMBLE_LEN, MDC_MDIO_DUMMY_ID,
    MDC_MDIO_DATA_READ_REG, rData);

    return RT_ERR_OK;
}
```

The *MDC\_MDIO\_WRITE* and *MDC\_MDIO\_READ* should be ported to user's platform. They are standard MDC/MDIO access procedure. Smi\_read() and smi\_write() use these 2 functions to generate a series of MDC/MDIO accesses (4 steps) to read or write switch register.

Users should redefine/create *MDC\_MDIO\_WRITE* and *MDC\_MDIO\_READ*. The prototype of these 2 functions is given as following.



The parameters in these 2 functions are

preamble\_len: The preamble length of MDC\_MDIO interface.

Phy\_id: PHY ID. Switch uses 0 or 29.

Register\_id: Register ID.

Data: The data be written.

pData: The pointer of data be read.

## 3.3. SPI

The SPI interface should co-operate with hardware setup. If users want to use SPI interface instead of SMI interface, the register access sample code of SPI is in **smi.c**. For SPI interface, users also need to define the flag "SPI\_OPERATION" in Makefile.

#### Example:

```
/* Makefile in linux system */
CFLAGS += -DSPI_OPERATION
```

The following 2 functions should be ported to target platform.

```
#define SPI_WRITE(data, length) /* SPI interface write function */
#define SPI_READ(pData, length) /* SPI interface read function */
```



## 3.4. Boot up time

Switch need 1 second to finish booting (after power up or reset). After that, switch will be ready to be initialized and configured. If users try to configure switch before it finishes booting, the configuration may loss.

## 3.5. Multi-process Protection

In multi-process environment, API might be interrupted due to a higher priority process calls another API. This may cause unpredictable result. To solve this, RTK\_API\_LCOK and RTK\_API\_UNLOCK are defined in rtk\_switch.h. Users can redefine these macros to use critical section protection method provided by user's platform. (ie. Mutex lock/unlock in Linux)



## 4. RTK API for switch

This section introduces some important APIs in this software package. Sample code for using API is also provided. Users should notice that not all APIs are included in this document. Please refer to the "Realtek\_Unmanaged\_Switch\_API\_Document.pdf" for all APIs.

## 4.1. Chip initial

The default registers setting would be written by EEPROM. For those systems without EEPROM, user can set registers to default suggestion values by API *rtk\_switch\_init* after chip power-up.

## Int32 rtk\_switch\_init()

This API should be called before using any other API if there is no EEPROM in the system. Using any other API before using *rtk\_switch\_init* may cause unpredicted error.



#### 4.2. VLAN

Switch supports 4K VLAN. When the switch starts, the VLAN function is disabled as the default configuration. User should use API *rtk\_vlan\_init* to initialize the VLAN before using it. The initialization will enable VLAN functions and set up a default VLAN with VID 1 that contains all ports. Moreover, each port's PVID will also be set to default VLAN.

After initialization, user can set or clear member set and untag set for VID 0~4095 through API  $rtk\_vlan\_set$  and using  $rtk\_vlan\_get$  to get the information of member set and untag set on specified VLAN. For Port-Based VLAN, there are two APIs  $rtk\_vlan\_portPvid\_set$  and  $rtk\_vlan\_portPvid\_get$  are provided to set and get the PVID of the ports.

User can also turn on ingress filter function through  $rtk\_vlan\_portIgrFilterEnable\_set$  and accept frame type function through  $rtk\_vlan\_portAcceptFrameType\_set$ . Both of them are disabled by default.

Here are explanations and example codes for VLAN APIs.

## Int32 rtk\_vlan\_init(void)

This API should be called before using VLAN. It enables VLAN functions and sets up a default VLAN with VID 1 that contains all ports. It also sets each port's PVID to the default VLAN. After VLAN initialization, the switch uses 4K VLAN mapping for tagged frames while using Port-Based VLAN mapping for untagged frames. After invocating *rtk\_vlan\_init*, user can change the default VLAN arrangement through the following introduced API *rtk\_vlan\_set* and *rtk\_vlan\_portPvid\_set*.



```
RTK PORTMASK PORT SET(vlan1.mbr, UTP PORT1);
RTK PORTMASK PORT SET(vlan1.mbr, UTP PORT2);
RTK PORTMASK PORT SET(vlan1.untag, UTP PORT0);
RTK PORTMASK PORT SET(vlan1.untag, UTP PORT1);
RTK PORTMASK PORT SET(vlan1.untag, UTP PORT2);
rtk vlan set(VLAN1, &vlan1);
memset(&vlan2, 0x00, sizeof(rtk vlan cfg t));
RTK PORTMASK PORT SET(vlan2.mbr, UTP PORT3);
RTK PORTMASK PORT SET(vlan2.mbr, UTP PORT4);
RTK PORTMASK PORT SET(vlan2.mbr, EXT PORT0);
RTK PORTMASK PORT SET(vlan2.untag, UTP PORT3);
RTK PORTMASK PORT SET (vlan2.untag, UTP PORT4);
RTK PORTMASK PORT SET (vlan2.untag, EXT PORTO);
rtk vlan set(VLAN2, &vlan2);
/* set PVID for each port */
rtk vlan portPvid set(UTP PORTO, VLAN1, 0);
rtk vlan portPvid set(UTP PORT1, VLAN1, 0);
rtk vlan portPvid set(UTP PORT2, VLAN1, 0);
rtk vlan portPvid set(UTP PORT3, VLAN2, 0);
rtk vlan portPvid set(UTP PORT4, VLAN2, 0);
rtk vlan portPvid set(EXT PORTO, VLAN2, 0);
```

## int32 rtk\_vlan\_set(rtk\_vlan\_t vid, rtk\_vlan\_cfg\_t \*pVlanCfg)

```
typedef rtk_uint32 rtk vlan t;
typedef struct rtk vlan cfg s
    rtk portmask t
                        mbr;
   rtk portmask t
                        untag;
   rtk uint16
                    ivl en;
   rtk uint16
                    fid msti;
   rtk uint16
                    envlanpol;
   rtk uint16
                    meteridx;
   rtk_uint16
                    vbpen;
    rtk uint16
                    vbpri;
```



```
}rtk_vlan_cfg_t;
```

The API can set member set, untagged set, and filtering database to the specified VLAN. You can also clear the VLAN entry by specifying its member set and untagged set to zero.

#### Example:

```
/* set port 0,1,2,3 as member set and port 2,3 as untag set to VLAN 1000
with fid 0 */
rtk vlan cfg t vlan1;
memset(&vlan1, 0x00, sizeof(rtk vlan cfg t));
RTK PORTMASK PORT SET(vlan1.mbr, UTP PORT0);
RTK PORTMASK PORT SET(vlan1.mbr, UTP PORT1);
RTK PORTMASK PORT SET (vlan1.mbr, UTP PORT2);
RTK PORTMASK PORT SET(vlan1.mbr, UTP PORT3);
RTK PORTMASK PORT SET (vlan1.untag, UTP PORT2);
RTK PORTMASK PORT SET (vlan1.untag, UTP PORT3);
rtk vlan set(1000, &vlan1);
/* clear member set and untag set for VLAN 1000 */
memset(&vlan1, 0x00, sizeof(rtk vlan cfg t));
RTK PORTMASK CLEAR (vlan1.mbr);
RTK PORTMASK CLEAR (vlan1.untag);
rtk vlan set(1000, &vlan1);
```

## int32 rtk\_vlan\_get(rtk\_vlan\_t vid, rtk\_vlan\_cfg\_t \*pVlanCfg)

```
typedef rtk_uint32 rtk_vlan_t;

typedef struct rtk_vlan_cfg_s
{
    rtk_portmask_t mbr;
    rtk_portmask_t untag;
    rtk_uint16 ivl_en;
    rtk_uint16 fid_msti;
    rtk_uint16 envlanpol;
    rtk_uint16 meteridx;
```



```
rtk_uint16 vbpen;
rtk_uint16 vbpri;
}rtk_vlan_cfg_t;
```

The API can get the information of member set, untagged set, and filtering database on the specified VLAN. The information is retrieved in *pVlanCfg*.

#### Example:

```
/* get the member set and untagged set on VLAN 1000 */
rtk_vlan_cfg_t vlan1;
memset(&vlan1, 0x00, sizeof(rtk_vlan_cfg_t));
rtk_vlan_get(1000, &vlan1);
```

# int32 rtk\_vlan\_portPvid\_set(rtk\_port\_t port, rtk\_vlan\_t pvid, rtk\_pri\_t priority)

Set each port's PVID and 802.1p priority for the PVID. The specified priority will only be assigned to the untagged frame and then system can map the untagged frame to the proper output queue for 802.1Q-based QoS. Just specify the priority to 0 if you don't turn on the QoS or use other QoS mechanisms instead of 802.1Q-based. Please note that the 802.1p priority was set for PVID instead of port, user should assign the same priority to the same PVID or the priority of the PVID would be the last assigned one. Before using the API, user should call *rtk\_vlan\_set* to set the member set and untag set for the VLAN first.

```
/* set port0, port1 as member set to VLAN 2000 */
rtk_vlan_cfg_t vlan1;

memset(&vlan1, 0x00, sizeof(rtk_vlan_cfg_t));
RTK_PORTMASK_PORT_SET(vlan1.mbr, UTP_PORT0);
RTK_PORTMASK_PORT_SET(vlan1.mbr, UTP_PORT1);
rtk_vlan_set(2000, &vlan1);

/* set port0's and port1's PVID to 2000 and 802.1p priority of PVID 2000
```



```
to 7 */
rtk_vlan_portPvid_set(UTP_PORT0, 2000, 7);
rtk_vlan_portPvid_set(UTP_PORT1, 2000, 7);
```

# int32 rtk\_vlan\_portPvid\_get(rtk\_port\_t port, rtk\_vlan\_t \*pPvid, rtk\_pri\_t \*pPriority)

Get each port's PVID and 802.1p priority for the PVID.

#### Example:

```
/* get PVID of port1 and 802.1p priority attached to the PVID */
rtk_vlan_t vid;
rtk_pri_t priority;
rtk_vlan_portPvid_get(UTP_PORT1, &vid, &priority);
```

# int32 rtk\_vlan\_portIgrFilterEnable\_set(rtk\_port\_t port, rtk\_enable\_t igr\_filter)

```
typedef rtk_uint32 rtk_port_t;
```

The switch will drop the received frames if the ingress port is NOT in the member set of matched VLAN. VLAN ingress filter function is disabled by default and only takes effect while VLAN is enabled.

#### Example:

```
/* enable the VLAN ingress filter for port 1.*/
rtk_vlan_portIgrFilterEnable_set(UTP_PORT1, ENABLE);
```

## int32 rtk\_vlan\_portAcceptFrameType\_set(rtk\_port\_t port,

rtk\_vlan\_acceptFrameType\_t accept\_frame\_type)



```
typedef rtk_uint32 rtk_port_t;

typedef enum rtk_vlan_acceptFrameType_e
{
    ACCEPT_FRAME_TYPE_ALL = 0, /* untagged, priority-tagged and tagged */
    ACCEPT_FRAME_TYPE_TAG_ONLY,/* tagged */
    ACCEPT_FRAME_TYPE_UNTAG_ONLY, /* untagged and priority-tagged */
    ACCEPT_FRAME_TYPE_END
} rtk_vlan_acceptFrameType_t;
```

The switch will accept all/tagged/untagged frames. VLAN accept frame type function is disabled (accept all) by default and only take effect while VLAN is enabled.

#### Example:

```
/* only accept tagged frame on port 1, untagged frame from port1 will be
dropped.*/
rtk_vlan_portAcceptFrameType_set(UTP_PORT1, ACCEPT_FRAME_TYPE_TAG_ONLY);

/* only accept untagged frame on port 2, tagged frame from port2 will be
dropped.*/
rtk_vlan_portAcceptFrameType_set(UTP_PORT2,
ACCEPT_FRAME_TYPE_UNTAG_ONLY);
```

## int32 rtk\_vlan\_tagMode\_set(rtk\_port\_t port, rtk\_vlan\_tagMode\_t tag\_mode)

```
typedef rtk_uint32 rtk_port_t;

typedef enum rtk_vlan_tagMode_e
{
    VLAN_TAG_MODE_ORIGINAL = 0,
    VLAN_TAG_MODE_KEEP_FORMAT,
    VLAN_TAG_MODE_REAL_KEEP_FORMAT,
    VLAN_TAG_MODE_PRI,
    VLAN_TAG_MODE_END
} rtk_vlan_tagMode_t;
```



Output frame from ASIC will not be tagged C-tag or untagged C-tag if egress port was set enable keep-Ctag-format function. Receiving frame with untag format will be output with untag format, priority-tag frame will be output as priority-tag frame and c-tagged frame will be output as original c-tagged frame.

#### Example:

```
/* Keep tag format mode on Port 0 */
rtk_vlan_tagMode_set(UTP_PORTO, VLAN_TAG_MODE_KEEP_FORMAT);

/* Original mode on Port 0*/
rtk_vlan_tagMode_set(UTP_PORTO, VLAN_TAG_MODE_ORIGINAL);
```

## int32 rtk\_vlan\_transparent\_set (rtk\_port\_t egr\_port, rtk\_portmask\_t

## \*pIgr\_pmask)

The API is used to set the VLAN transparent mode setting. A packet which transmitted in a specified egress port and received from one of the port in igr\_pmask will not filtered by VLAN member port setting.

```
/* Packet RX from Port 1,2 and TX to Port 0 should be tranparent */
rtk_portmask_t pmask;

RTK_PORTMASK_CLEAR(pmask);

RTK_PORTMASK_PORT_SET(pmask, UTP_PORT1);

RTK_PORTMASK_PORT_SET(pmask, UTP_PORT2);

rtk_vlan_transparent_set (UTP_PORT0, &pmask);
```



## 4.3. VLAN Stacking

Switch supports VLAN Stacking (SVLAN). Users can assign one port to be SVLAN service port(s). When a packet egress from an uplink port, it will be added an extra tag following IEEE 802.1ad definition. There are only packets with configured tag that can be sent to uplink port(s).

In switch, there are 64 SVLAN entries. The TPID in tag can be configured by users and the default value is 0x88a8. In downstream direction, only packets with configured SVLAN tag can be accepted and un-tag or un-match packets will be dropped or trapped to CPU by setup. In upstream direction, the packet SVLAN VID will be decided by CVLAN to SVLAN, ACL or default configuration.

Here are explanations and example codes for SVLAN APIs.

## Int32 rtk\_svlan\_init(void)

This API should be called before using SVLAN. It can setup some rules for SVLAN, such as drop un-tag and un-match packets and clean all SVLAN configurations.

#### Example:

```
/* initialize SVLAN */
rtk_svlan_init();
```

## int32 rtk\_svlan\_servicePort\_add(rtk\_port\_t port)

This API can add a SVLAN service port, and this port will support SVLAN function. If users want to change one service port to another, they should delete the current service port and add another service port. The related APIs are *rtk\_svlan\_servicePort\_del* and *rtk\_svlan\_servicePort\_get*.

#### Example:

```
/* set extension port 0 as SVLAN service port */
rtk_svlan_servicePort_add(EXT_PORT0);
```

## int32 rtk\_svlan\_tpidEntry\_set(rtk\_svlan\_tpid\_t svlan\_tag\_id)



The API can change tag TPID, and the default value is 0x88a8. For example, when TPID is 0x88a8, the egress tag with VID 1 should be 88-A8-00-01.

#### Example:

```
/* Set TPID to 0x8100*/
rtk_svlan_tpidEntry_set(0x8100);
```

### int32 rtk\_svlan\_memberPortEntry\_set(rtk\_vlan\_t svid,

## rtk\_svlan\_memberCfg\_t \*pSvlan\_cfg)

The API can set member set, priority, and filtering database to specified SVLAN entry. When users configure member port, the service port should also be included.

```
Typedef struct rtk_svlan_memberCfg_s{
    rtk_uint32 svid;
    rtk_portmask_t memberport;
    rtk_portmask_t untagport;
    rtk_uint32 fiden;
    rtk_uint32 fid;
    rtk_uint32 priority;
    rtk_uint32 efiden;
    rtk_uint32 efide;
}rtk_svlan_memberCfg_t;
```

```
rtk_svlan_memberCfg_t svlanCfg;

/* set extension port 0 as SVLAN service port */
rtk_svlan_servicePort_add(EXT_PORTO);

/* Set SVID 100 with member UTP port 0,1,2 & EXT port 0, priority 0, and fid 0 */
memset(&svlanCfg, 0x00, sizeof(rtk_svlan_memberCfg_t));
svlanCfg.svid = 100;
svlanCfg.fid =0;
svlanCfg.priority= 0;
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORTO);
```



```
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT2);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, EXT_PORT0);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT0);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT2);
rtk_svlan_memberPortEntry_set(100, &svlanCfg);
```

## int32 rtk\_svlan\_defaultSvlan\_set(rtk\_port\_t port, rtk\_vlan\_t svid)

This API is used to set default SVLAN VID per ingress port. When the default SVID is set, the default egress SVID will be the configured SVID.

```
/* Set SVID 1 with member port UTP Port 0\sim4 & EXT port 0, priority 0, and
fid 0 */
rtk svlan memberCfg t svlanCfg;
memset(&svlanCfg, 0x00, sizeof(rtk_svlan_memberCfg_t));
svlanCfg.svid = 1;
svlanCfg.fid = 0;
svlanCfg.priority = 0;
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT0);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT1);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT2);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT3);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT4);
RTK PORTMASK PORT SET(svlanCfg.memberport, EXT PORT0);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORTO);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT1);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT2);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT3);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT4);
rtk_svlan_memberPortEntry_set(1, &svlanCfg);
/* Set UTP Port 0 default SVLAN to SVID 1 */
rtk svlan defaultSvlan set(UTP PORTO, 1);
```



### int32 rtk svlan c2s add(rtk vlan t vid, rtk port t src port, rtk vlan t svid)

The API is used to assign SVID for CVLAN packets. When the API is used, the packets with defined CVID will be assigned to the configured SVID.

```
/* Set SVID 200 with member port UTP Port 0~4 & EXT port 0, priority 0,
and fid 0 */
rtk svlan memberCfg t svlanCfg;
memset(&svlanCfg, 0x00, sizeof(rtk svlan memberCfg t));
svlanCfg.svid = 200;
svlanCfg.fid = 0;
svlanCfg.priority = 0;
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORTO);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT1);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT2);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT3);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT4);
RTK PORTMASK PORT SET(svlanCfg.memberport, EXT PORTO);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORTO);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP_PORT1);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT2);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT3);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT4);
rtk svlan memberPortEntry set(200, &svlanCfg);
/* Set CVID 100 with member port 0,1 to SVID 200 */
rtk svlan c2s add(100, UTP PORTO, 200);
rtk svlan c2s add(100, UTP PORT1, 200);
/* Set CVID 101 with member port 2,3 to SVID 200 */
rtk svlan c2s add(101, UTP PORT2, 200);
rtk svlan c2s add(101, UTP PORT3, 200);
```



## int32 rtk\_svlan\_sp2c\_add(rtk\_vlan\_t svid, rtk\_port\_t dst\_port, rtk\_vlan\_t cvid)

This API is used to assign C-tag to packets with only S-tag and configured destination port. So packets without C-tag from uplink port to destination will be added a C-tag with assigned CVID.

#### Example:

```
/* Set SVID 100 packets without C-tag and destination port is UTP Port 0
to CVID 111. */
rtk_svlan_sp2c_add(100, UTP_PORT0, 111);
```

## int32 rtk\_svlan\_untag\_action\_set(rtk\_svlan\_untag\_action\_t action,

## rtk\_vlan\_t svid)

The API can configure action of downstream Un-Stag packet. A SVID assigned to the un-stag is also supported by this API. The parameter of svid is only referenced when the action is set to UNTAG\_ASSIGN

```
/* Set SVID 200 with member port 0,1,2,3,4,5 priority 0, and fid 0 */
rtk_svlan_memberCfg_t svlanCfg;

memset(&svlanCfg, 0x00, sizeof(rtk_svlan_memberCfg_t));
svlanCfg.svid = 200;
svlanCfg.fid = 0;
svlanCfg.fid = 0;
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT0);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT2);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT3);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, UTP_PORT4);
RTK_PORTMASK_PORT_SET(svlanCfg.memberport, EXT_PORT0);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT1);
```



```
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT3);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT4);
rtk_svlan_memberPortEntry_set(200, &svlanCfg);

/* Set Un-Stag packet action to UNTAG_ASSIGN, the SVID assigned is 200.
*/
rtk_svlan_untag_action_set(UNTAG_ASSIGN, 200);
```

## int32 rtk\_svlan\_unmatch\_action\_set(rtk\_svlan\_unmatch\_action\_t action,

## rtk\_vlan\_t svid)

The API can configure action of downstream Unmatch packet. A SVID assigned to the unmatch is also supported by this API. The parameter of svid is only referenced when the action is set to UNMATCH\_ASSIGN

```
/* Set SVID 200 with member UTP port 0,1,2,3,4 & EXT port 0, priority 0,
and fid 0 */
rtk svlan memberCfg t svlanCfg;
memset(&svlanCfg, 0x00, sizeof(rtk_svlan_memberCfg_t));
svlanCfg.svid = 200;
svlanCfg.fid = 0;
svlanCfg.priority = 0;
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT0);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT1);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT2);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT3);
RTK PORTMASK PORT SET(svlanCfg.memberport, UTP PORT4);
RTK PORTMASK PORT SET(svlanCfg.memberport, EXT PORT0);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT0);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT1);
RTK_PORTMASK_PORT_SET(svlanCfg.untagport, UTP_PORT2);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP_PORT3);
RTK PORTMASK PORT SET(svlanCfg.untagport, UTP PORT4);
rtk svlan memberPortEntry set(200, &svlanCfg);
```



```
/* Set Un-Stag packet action to UNMATCH_ASSIGN, the SVID assigned is 200.
*/
rtk_svlan_unmatch_action_set(UNMATCH_ASSIGN, 200);
```

## int32 rtk\_svlan\_dmac\_vidsel\_set(rtk\_port\_t port, rtk\_enable\_t enable)

This API can set DMAC CVID selection state. When this function is enabled, the CVID of downstream packet will be chosen after DMAC lookup in LUT.

```
/*Enable DMAC CVID selection at Port 2*/
rtk_svlan_dmac_vidsel_set(UTP_PORT2 ,ENABLED);
```



## 4.4. Lookup Table

switch supports 2K-entry lookup table that CPU could access it through control interface. The LUT can store unicast(I/G-bit is 0) MAC address and multicast(I/G-bit is 1) MAC address. The LUT uses 4-way hash to store a L2 entry, that is, LUT hashing function generates an 9-bit lookup index and for each index there are 4 entries to save the hash collision entry.

Unicast MAC address entry could be auto-learned by ASIC or written as static entry by CPU through *rtk\_12\_addr\_add*. This API can add an IVL or SVL unicast entry.

After a period of time (aging time), ASIC auto-learned entry will be aging out and removed. But entry written by CPU will never be removed unless CPU deletes it.

All dynamic and static L2 unicast entries can be dumped though *rtk\_l2\_addr\_next\_get*. By calling this API repeat, switch would return one entry and the address index of this entry at each time. Whenever user want to get next entry, just increase the address index and pass it to *rtk\_l2\_addr\_next\_get* for retrieve next entry.

*Rtk\_l2\_flushType\_set* can be used to flush dynamic entries in LUT. Users can specify a particular port or VLAN. With port or VLAN specified flush, all dynamic entries learned at specified port or VLAN would be removed.

Multicast MAC address entry is for multicast application. It could not be auto-learned but written by CPU through *rtk\_l2\_mcastAddr\_add*. If a multicast MAC address has been written into lookup table, packets sent to the address will be properly forwarded according to the port mask configured. Thus, they will not be flooded to all ports anymore.

All the LUT entry would be written as "Static" Entry. That is, switch will ignore these entries when processing aging task. Static entries would exist in LUT until application use API  $rtk\_l2\_addr\_del$  to delete it. For multicast MAC address entry, the API  $rtk\_l2\_mcastAddr\_del$  can be used to delete it.

Here are explanations and example codes for lookup table API.

## Int32 rtk\_l2\_addr\_add(rtk\_mac\_t \*pMac, rtk\_l2\_ucastAddr\_t \*pL2\_data)

```
typedef struct rtk_mac_s
{
    uint8 octet[ETHER_ADDR_LEN];
} rtk_mac_t;
```



```
typedef struct rtk 12 ucastAddr s
    rtk mac t
                    mac;
    rtk uint32
                     ivl;
    rtk uint32
                     cvid;
    rtk uint32
                     fid;
    rtk uint32
                     efid;
    rtk uint32
                    port;
    rtk uint32
                     sa block;
    rtk uint32
                     da block;
    rtk uint32
                     auth;
    rtk uint32
                    is static;
    rtk uint32
                     priority;
    rtk_uint32
                     sa pri en;
    rtk uint32
                     fwd pri en;
    rtk uint32
                     address;
}rtk 12 ucastAddr t;
```

Add a unicast entry to lookup table. The low order bit of the high order octet (I/G-bit) of MAC address must be 0. If hashed index is full of entries that means all added by CPU, it would return error message "RT\_ERR\_L2\_INDEXTBL\_FULL". CPU should maintain a database to record the MAC addresses written to LUT for further deletion.



```
12_entry.cvid = 100;
12_entry.fid = 0;
12_entry.efid = 0;
12_entry.is_static = 1;

rtk_12_addr_add (&mac, &l2_entry);
```

## int32 rtk\_l2\_addr\_del(rtk\_mac\_t \*pMac, rtk\_l2\_ucastAddr\_t \*pL2\_data)

Delete a unicast entry from lookup table.

#### Example:

```
/* delete a entry with MAC address "00-12-34-56-78-AA" with IVL, VID 100,
EFID 0 and fid 0 */
rtk mac t mac;
                     12 entry;
rtk 12 ucastAddr t
mac.octec[0] = 0x00;
mac.octec[1] = 0x12;
mac.octec[2] = 0x34;
mac.octec[3] = 0x56;
mac.octec[4] = 0x78;
mac.octec[5] = 0xAA;
12 entry.ivl = 1;
12 entry.cvid = 100;
12 entry.fid = 0;
12_entry.efid = 0;
rtk_12_addr_del(&mac, &12_entry);
```

## int32 rtk\_l2\_addr\_get(rtk\_mac\_t \*pMac, rtk\_l2\_ucastAddr\_t \*pL2\_data)

Get a unicast entry from lookup table by MAC and FID (or VID).



```
/* Get a unicast entry with MAC address "00-12-34-56-78-AA" with IVL, VID
100, EFID 0 and fid 0*/
rtk 12 ucastAddr t 12 entry;
rtk mac t mac;
memset(&12 entry, 0x00, sizeof(rtk 12 ucastAddr t));
mac.octec[0] = 0x00;
mac.octec[1] = 0x12;
mac.octec[2] = 0x34;
mac.octec[3] = 0x56;
mac.octec[4] = 0x78;
mac.octec[5] = 0xAA;
12 \text{ entry.ivl} = 1;
12 entry.cvid = 100;
12 entry.fid = 0;
12 entry.efid = 0;
rtk 12 addr get (&mac, &12 entry);
```

int32 rtk\_l2\_addr\_next\_get(rtk\_l2\_read\_method\_t read\_method, rtk\_port\_t
port, rtk\_uint32 \*pAddress, rtk\_l2\_ucastAddr\_t \*pL2\_data)

Get next unicast entry from lookup table by address.

```
/* Get all unicast entry at whole system*/
rtk_uint32 address = 0;
rtk_l2_ucastAddr_t l2_data;

while (1)
{
    if((retVal=rtk_l2_addr_next_get(READMETHOD_NEXT_L2UC,
UTP_PORT0, &address, &l2_data))!=RT_ERR_OK)
    {
        break;
    }
}
```



```
address++;
}

/* Get all unicast entry at port 2 only*/
rtk_uint32 address = 0;
rtk_12_ucastAddr_t 12_data;

while (1)
{
    if((retVal=rtk_12_addr_next_get(READMETHOD_NEXT_L2UCSPA,
UTP_PORT2, &address, &12_data))!=RT_ERR_OK)
    {
        break;
    }
    address++;
}
```

#### int32 rtk\_l2\_mcastAddr\_add (rtk\_l2\_mcastAddr\_t \*pMcastAddr)

Add a multicast entry to lookup table. The low order bit of the high order octet (I/G-bit) of MAC address must be 1.

```
Typedef struct rtk_12_mcastAddr s
   rtk uint32
                    vid;
   rtk mac t
                    mac;
   rtk uint32
                    fid;
   rtk portmask t portmask;
   rtk uint32
                    ivl;
   rtk uint32
                    priority;
                    fwd_pri en;
   rtk uint32
   rtk uint32
                    igmp_asic;
                    igmp index;
   rtk uint32
   rtk uint32
                    address;
}rtk 12 mcastAddr t;
```



#### Example:

```
/* write a multicast entry with MAC address "01-00-5E-11-22-33", IVL
entry, VID 100 and member port 0,1,2 */
rtk 12 mcastAddr t mcastAddr;
memset(&mcastAddr, 0x00, sizeof(rtk 12 mcastAddr t));
mcastAddr.mac.octet[0] = 0x01;
mcastAddr.mac.octet[1] = 0x00;
mcastAddr.mac.octet[2] = 0x5E;
mcastAddr.mac.octet[3] = 0x11;
mcastAddr.mac.octet[4] = 0x22;
mcastAddr.mac.octet[5] = 0x33;
mcastAddr.ivl = 1
mcastAddr.vid = 100;
RTK PORTMASK PORT SET (mcastAddr.portmask, UTP PORTO);
RTK PORTMASK PORT SET (mcastAddr.portmask, UTP PORT1);
RTK PORTMASK PORT SET (mcastAddr.portmask, UTP PORT2);
rtk 12 mcastAddr add(&mcastAddr);
```

#### int32 rtk\_l2\_mcastAddr\_del(rtk\_l2\_mcastAddr\_t \*pMcastAddr)

Delete a multicast entry from lookup table.

```
/* delete a entry with MAC address "01-00-5E-11-22-33", IVL entry with
VID 100 */
rtk_12_mcastAddr_t mcastAddr;

memset(&mcastAddr, 0x00, sizeof(rtk_12_mcastAddr_t));
mcastAddr.mac.octet[0] = 0x01;
mcastAddr.mac.octet[1] = 0x00;
mcastAddr.mac.octet[2] = 0x5E;
mcastAddr.mac.octet[3] = 0x11;
mcastAddr.mac.octet[4] = 0x22;
mcastAddr.mac.octet[5] = 0x33;
```



```
mcastAddr.ivl = 1
mcastAddr.vid = 100;

rtk_12_mcastAddr_del(&mcastAddr);
```

#### int32 rtk\_l2\_mcastAddr\_get(rtk\_l2\_mcastAddr\_t \*pMcastAddr)

Get a multicast entry from lookup table by MAC and FID.

#### Example:

```
/* Get a multicast entry with MAC address "01-00-5E-56-78-AA" IVL entry
with VID 100 */
rtk_12_mcastAddr_t mcastAddr;

memset(&mcastAddr, 0x00, sizeof(rtk_12_mcastAddr_t));
mcastAddr.mac.octet[0] = 0x01;
mcastAddr.mac.octet[1] = 0x00;
mcastAddr.mac.octet[2] = 0x5E;
mcastAddr.mac.octet[3] = 0x56
mcastAddr.mac.octet[4] = 0x78
mcastAddr.mac.octet[5] = 0xAA
mcastAddr.ivl = 1
mcastAddr.vid = 100;

rtk_12_mcastAddr_get(&mcastAddr);
```

#### int32 rtk\_l2\_mcastAddr\_next\_get (rtk\_uint32 \*pAddress,

#### rtk\_l2\_mcastAddr\_t \*pMcastAddr)

Get next L2 multicast entry from lookup table by address.

```
/* Get L2 multicast entry at whole system*/
```



```
rtk_uint32 address = 0;
rtk_12_mcastAddr_t mcastAddr;

while(1)
{
    if((retVal= rtk_12_mcastAddr_next_get(&address, &mcastAddr)) !=
RT_ERR_OK)
    {
        break;
    }
    address++;
}
```

#### int32 rtk\_l2\_ipMcastAddr\_add(rtk\_l2\_ipMcastAddr\_t \*pIpMcastAddr)

Add a L3 multicast entry into lookup table.

```
Typedef struct rtk 12 ipMcastAddr s
   ipaddr t
                    dip;
   ipaddr t
                    sip;
    rtk portmask t portmask;
  rtk uint32
                    priority;
   rtk uint32
                    fwd pri en;
   rtk uint32
                    igmp asic;
   rtk uint32
                    igmp index;
   rtk uint32
                    address;
}rtk 12 ipMcastAddr t;
```

```
/* write a multicast entry with destination IP = 224.1.2.3 & source IP =
10.1.1.1, member port 0,1,2 */
rtk_12_ipMcastAddr_t ipMcastAddr;

memset(&ipMcastAddr, 0x00, sizeof(rtk_12_ipMcastAddr_t));
ipMcastAddr.dip = 0xE0010203;
ipMcastAddr.sip = 0x0A010101;
```



```
RTK_PORTMASK_PORT_SET(ipMcastAddr.portmask, UTP_PORT0);
RTK_PORTMASK_PORT_SET(ipMcastAddr.portmask, UTP_PORT1);
RTK_PORTMASK_PORT_SET(ipMcastAddr.portmask, UTP_PORT2);
rtk_12_ipMcastAddr_add(&ipMcastAddr);
```

#### int32 rtk\_l2\_ipMcastAddr\_del(rtk\_l2\_ipMcastAddr\_t \*pIpMcastAddr)

Delete a L3 multicast entry from lookup table.

#### Example:

```
/* Delete a multicast entry with destination IP = 224.1.2.3 & source IP =
10.1.1.1 */
rtk_12_ipMcastAddr_t ipMcastAddr;

memset(&ipMcastAddr, 0x00, sizeof(rtk_12_ipMcastAddr_t));
ipMcastAddr.dip = 0xE0010203;
ipMcastAddr.sip = 0x0A010101;

rtk_12_ipMcastAddr_del(&ipMcastAddr);
```

#### int32 rtk\_l2\_ipMcastAddr\_get(rtk\_l2\_ipMcastAddr\_t \*pIpMcastAddr)

Get a L3 multicast entry from lookup table.

```
/* Get a multicast entry with destination IP = 224.1.2.3 & source IP =
10.1.1.1 */
rtk_l2_ipMcastAddr_t ipMcastAddr;

memset(&ipMcastAddr, 0x00, sizeof(rtk_l2_ipMcastAddr_t));
ipMcastAddr.dip = 0xE0010203;
ipMcastAddr.sip = 0x0A010101;
```



```
rtk_l2_ipMcastAddr_get(&ipMcastAddr);
```

#### int32 rtk\_l2\_ipMcastAddr\_next\_get (rtk\_uint32 \*pAddress,

#### rtk\_l2\_ipMcastAddr\_t \*pIpMcastAddr)

Get next L3 multicast entry from lookup table by address.

#### Example:

```
/* Get L3 multicast entry at whole system*/
rtk_uint32 address = 0;
rtk_12_ipMcastAddr_t ipMcastAddr;

while(1)
{
    if((retVal= rtk_12_ipMcastAddr_next_get(&address, &ipMcastAddr)) !=
RT_ERR_OK)
    {
        break;
    }
    address++;
}
```

#### $int 32\ rtk\_l2\_ipVidM castAddr\_add(rtk\_l2\_ipVidM castAddr\_t$

#### \*pIpVidMcastAddr)

Add a L3\_VID multicast entry into lookup table.



```
rtk_uint32 address;
}rtk_l2_ipVidMcastAddr_t;
```

#### Example:

```
/* write a L3 VID multicast entry with destination IP = 224.1.2.3 &
source IP = 10.1.1.1, VID = 100, member port 0,1,2 */
rtk_12_ipVidMcastAddr_t ipVidMcastAddr;

memset(&ipVidMcastAddr, 0x00, sizeof(rtk_12_ipVidMcastAddr_t));
ipVidMcastAddr.dip = 0xE0010203;
ipVidMcastAddr.sip = 0x0A010101;
ipVidMcastAddr.vid = 100;
RTK_PORTMASK_PORT_SET(ipVidMcastAddr.portmask, UTP_PORT0);
RTK_PORTMASK_PORT_SET(ipVidMcastAddr.portmask, UTP_PORT1);
RTK_PORTMASK_PORT_SET(ipVidMcastAddr.portmask, UTP_PORT2);
rtk_12_ipVidMcastAddr_add(&ipVidMcastAddr);
```

#### int32 rtk\_l2\_ipVidMcastAddr\_del(rtk\_l2\_ipVidMcastAddr\_t

#### \*pIpVidMcastAddr)

Delete a L3\_VID multicast entry from lookup table.

```
/* Delete a L3 VID multicast entry with destination IP = 224.1.2.3,
source IP = 10.1.1.1 & VID = 100 */
rtk_12_ipVidMcastAddr_t ipVidMcastAddr;

memset(&ipMcastAddr, 0x00, sizeof(rtk_12_ipMcastAddr_t));
ipMcastAddr.dip = 0xE0010203;
ipMcastAddr.sip = 0x0A010101;
ipMcastAddr.vid = 100;

rtk_12_ipVidMcastAddr_del(&ipVidMcastAddr);
```



#### int32 rtk\_l2\_ipVidMcastAddr\_get(rtk\_l2\_ipVidMcastAddr\_t

#### \*pIpVidMcastAddr)

Get a L3\_VID multicast entry from lookup table.

#### Example:

```
/* Get a L3 VID multicast entry with destination IP = 224.1.2.3, source
IP = 10.1.1.1 & VID 100 */
rtk_12_ipVidMcastAddr_t ipVidMcastAddr;

memset(&ipVidMcastAddr, 0x00, sizeof(rtk_12_ipvidMcastAddr_t));
ipMcastAddr.dip = 0xE0010203;
ipMcastAddr.sip = 0x0A010101;
ipMcastAddr.vid = 100;

rtk_12_ipVidMcastAddr_get(&ipVidMcastAddr);
```

#### int32 rtk\_l2\_ipVidMcastAddr\_next\_get (rtk\_uint32 \*pAddress,

#### $rtk\_l2\_ipVidMcastAddr\_t *pIpVidMcastAddr)$

Get next L3\_VID multicast entry from lookup table by address.

```
/* Get L3 VID multicast entry at whole system*/
rtk_uint32 address = 0;
rtk_12_ipVidMcastAddr_t ipVidMcastAddr;

while(1)
{
    if((retVal= rtk_12_ipVidMcastAddr_next_get(&address,
&ipVidMcastAddr)) != RT_ERR_OK)
    {
        break;
    }
}
```



```
}
address++;
}
```

# int32 rtk\_l2\_flushType\_set(rtk\_l2\_flushType\_t type, rtk\_vlan\_t vid, rtk\_l2\_flushItem\_t portOrTid)

This function triggers flushing of per-port or per-VLAN dynamic learning entries.

```
/* Flush entries at Port 2*/
if((retVal=rtk_12_flushType_set(FLUSH_TYPE_BY_PORT, 0,
UTP_PORT2))!=RT_ERR_OK)
   return retVal;
```



#### 4.5. QoS

Switch QoS function provides maximum 8 queues per port for packet scheduling with queue weight and priority assignment. With different queue number usage, threshold of flow control mechanism will be an important element in throughput improvement.

ASIC supports 1Q based, DSCP, Port, ACL, VLAN, DMAC, SMAC, and SVLAN based priority selection sources. There are dedicated selected priority configurations for these three assignment sources. Assignment source with the highest selected priority will be chosen and ASIC will use mapped priority to locate desired queue for outputs.




Figure 1. Priority Selection Flow

If priority assignment source have the same selected priority, then ASIC will pick up the highest one to be the desired queuing priority.




Figure 2. Priority Selection Configuration



Dot1Q priority can be chosen from two methods. One is the receiving frame contained C-tag (Ethernet length/type is 0x8100) and Dot1Q priority is the priority in the priority field of C-tag. Another is received un-tagged frame can be assigned priority from VLAN PVID configuration. Each port has its own PVID setting with VID and priority assignment.




Figure 4. Queue scheduling

While queue number usage is more than one queue, then ASIC will schedule output frames with queue weight. ASIC assigns queue weight as queue id that means queue 0 to queue 7 has weight assigned from 1 to 127. Queue weight is same as output scheduling rate and it gets higher transmit probability in queue id 7 than queue id 0. Each queue can be set as strict or weight fair type and strict type of queue will be scheduled in higher priority than weight fair queues. It operates as leaky bucket mechanism.




Figure 5. Scheduling between Strict Priority and WFQ

#### int32 rtk\_qos\_init(rtk\_queue\_num\_t queueNum)

Queue number setting is 1 that it means the ASIC will have no packet scheduling mechanism and all packets will be transmitted by receiving order. API will assign different flow control thresholds to apply different queue number usage and use below table to locate frame to mapping queue with different priority in different queue number situation.

Number of Available Output Queue Priority 

Table 2. Priority to Queue Assignment

The Dot1Q priority to traffic class (queue priority) mappings is as below table.

Table 3. Dot1Q Priority Remapping

802.1Q priority	Internal priority
0	0



1	1
2	2
3	3
4	4
5	5
6	6
7	7

#### Example:

```
/* set 4 queues usage for each port */
queueNum = 4 ;
rtk_qos_init(queueNum) ;
```

#### int32 rtk\_qos\_portPri\_set(rtk\_port\_t port, rtk\_pri\_t int\_pri))

Switch support Port Priority Setting. User can use this API to set all 6 ports' priority at once. This priority would be used as the default priority for frames coming from a port.

#### Example:

```
/* Set UTP Port 0~4 to priority 0 and EXT Port 0 to Priority 7 */
rtk_qos_portPri_set(UTP_PORT0, 0);
rtk_qos_portPri_set(UTP_PORT1, 0);
rtk_qos_portPri_set(UTP_PORT2, 0);
rtk_qos_portPri_set(UTP_PORT3, 0);
rtk_qos_portPri_set(UTP_PORT4, 0);
rtk_qos_portPri_set(EXT_PORT0, 7);
```

#### int32 rtk\_qos\_1pPriRemap\_set(rtk\_pri\_t dot1p\_pri, rtk\_pri\_t int\_pri);

As mentioned above, 802.1Q priority has a remapping process to map the priority in 802.1Q tag to the absolute priority. (Not internal priority, real internal priority would be selected later) This remapping function can't be turned off. If user doesn't want this function, just set it to the same priority value before remapping.

```
/* Set Priority 0~3 remap to 0, 4~7 remap to 7 */
```



```
rtk_qos_1pPriRemap_set(0,0);
rtk_qos_1pPriRemap_set(1,0);
rtk_qos_1pPriRemap_set(2,0);
rtk_qos_1pPriRemap_set(3,0);
rtk_qos_1pPriRemap_set(4,7);
rtk_qos_1pPriRemap_set(5,7);
rtk_qos_1pPriRemap_set(5,7);
rtk_qos_1pPriRemap_set(6,7);
rtk_qos_1pPriRemap_set(7,7);
```

#### int32 rtk\_qos\_dscpPriRemap\_set(rtk\_dscp\_t dscp, rtk\_pri\_t int\_pri)

This API can be used to set the translation table for mapping DSCP value in IP header to internal priority. If the coming frame is not an IP frame, the priority will be NULL when switch doing priority selection.

The range of *dscp* is  $0 \sim 63$  and the range of *priority* is  $0 \sim 7$ .

#### Example:

```
/*set DSCP 10 mapping priority 1 and DSCP 20 mapping to 2*/
rtk_qos_dscpPriRemap_set(10, 1);
rtk_qos_dscpPriRemap_set(20, 2);
```

## int32 rtk\_qos\_priSel\_set(rtk\_qos\_priDecTbl\_t index, rtk\_priority\_select\_t \*pPriDec)

As above mention about four kinds of priority assignment sources, ASIC supports user desired configuration by the API *rtk\_qos\_priSel\_set* ASIC will select the highest priority assignment source priority to locate mapped queue number for frame transmitting.

There are 2 priority selection tables can be set and which are indexed as 0 & 1.

```
/* set priority decision table 0 with 802.1q > dscp > port based > ACL >
VLAN > SVLAN > DMAC > SMAC, the value is 0~7*/
rtk_priority_select_t priDec;
```



```
priDec.port_pri = 5;
priDec.dot1q_pri = 7;
priDec.acl_pri = 4;
priDec.dscp_pri = 6;
priDec.cvlan_pri = 3;
priDec.svlan_pri = 2;
priDec.dmac_pri = 1;
priDec.smac_pri = 0;
rtk_qos_priSel_set(0, &priDec);
```

### int32 rtk\_qos\_portPriSelIndex\_set(rtk\_port\_t port, rtk\_qos\_priDecTbl\_t index)

This API can be used to configure which priority selection tabled is chosen.

#### Example:

```
/* Set UTP Port 0~4 using Priority Selection Table 0 */
/* Set EXT Port 0 using Priority Selection Table 1 */

rtk_qos_portPriSelIndex_set(UTP_PORT0, 0);

rtk_qos_portPriSelIndex_set(UTP_PORT1, 0);

rtk_qos_portPriSelIndex_set(UTP_PORT2, 0);

rtk_qos_portPriSelIndex_set(UTP_PORT3, 0);

rtk_qos_portPriSelIndex_set(UTP_PORT4, 0);

rtk_qos_portPriSelIndex_set(EXT_PORT0, 1);
```

int32 rtk\_qos\_priMap\_set(rtk\_queue\_num\_t queue\_num,
rtk\_qos\_pri2queue\_t \*pPri2qid);



Switch supports maximum 8 queues usage for each port and has priority mapping configuration. The API *rtk\_qos\_priMap\_set* lets software to define queue id usage for internal priority. There are dedicated configurations for different queue number usage and there are different queue ids for variable queue number usage, too.

#### Example:

```
/*set priority 0,1 to queue 0, priority 2,3 to queue 1*/
/* priority 4,5 to queue 2 and priority 6,7 to queue 7 */

rtk_qos_pri2queue_t pri2qid;

pri2qid.pri2queue[0] = 0;
pri2qid.pri2queue[1] = 0;
pri2qid.pri2queue[2] = 1;
pri2qid.pri2queue[3] = 1;
pri2qid.pri2queue[4] = 2;
pri2qid.pri2queue[5] = 2;
pri2qid.pri2queue[6] = 7;
pri2qid.pri2queue[7] = 7;

rtk_qos_priMap_set(4, &pri2qid);
```

#### int32 rtk\_qos\_schedulingQueue\_set(rtk\_port\_t port,

#### rtk\_qos\_queue\_weights\_t \*pQweights)

While queue number usage is more than 1, software can configure each queue for strict or weight fair type by the API *rtk\_qos\_schedulingQueue\_set*. If weight is from 1 to 127, its queue type is weight fair queue, and if weight is 0, its queue type is strict priority.

```
/*set queue 5 as strict and queue 0,1,2 to WFQ in weight ratio 1,5,10 in
port 0 */
rtk_qos_queue_weights_t qweights;

memset(&qweights, 0x00, sizeof(rtk_qos_queue_weights_t));
qweights.weights[5] = 0;
```



```
qweights.weights[0] = 1;
qweights.weights[1] = 5;
qweights.weights[2] = 10;
rtk_qos_schedulingQueue_set(UTP_PORT0, &qweights);
```

# RealteK CONFIDENTIAL CONFIDENTIAL FOR UTT



#### 4.6. CPU Port

Switch provides CPU port design for switch management. There is no limitation which port is CPU port and user can append any port to CPU communication as desired. ASIC will insert proprietary tag with Ethernet Length/Type 0x8899 to forward frame to CPU port as related configuration. The proprietary tag specification is as below table.

Table 4. CPU tag format 7 8 15 Realtek EtherType(16-bits) [0x8899] Protocol (8-bits) Reason [0x4](8-bits) **Priority Disable EFID** Enhanced FID **Priority** Keep **VSEL VIDX** Select Learning (1-bit) (3-bits) (3-bits) (1-bit) (1-bit) (5-bits) **(1-bit)** (1-bit) Port mask TX/SPA Rx(PortNo bits, LSB 4-bits) Allow

The proprietary tag will be parsed from receiving frame from CPU port and be inserted to forward frame to CPU port only. TX/RX field of CPU tag in forwarding frame is indicated which source port that forwarding frame come from and CPU software can use this one to apply some useful high layer applications. TX/RX field in receiving frame from CPU port is used to force layer 2 forwarding decision and ASIC will use this field as forwarding port mask with desired priority assign. Frames with CPU tag which disable learning field enabled will let the ASIC bypass source MAC learning function.

Table 5. CPU tag fields

Realtek Ethertype	0x8899, indicate Realtek tag
Protocol	0x04, indicate this is an unmanaged switch CPU tag
Reason	The reason of forwarding this packet to CPU.
EFID	1: force EFID of this packet, 0: don't force EFID of this packet
Enhanced FID	Enhanced FID
Priority Select	1: force priority of this packet, 0: don't force priority of this packet
Priority	Priority
Keep	The VLAN tag format of this packet will not be changed.
VSEL	1: force VLAN of this packet, 0: don't force VLAN of this packet
Disable Learning	The source MAC of this packet will not be learned

VIDX	The index points to the VLAN which is forced for this packet.
Allow	1: use TX/RX field as an allowance portmask, this packet can't be forward to any port which is not set in TX/RX field.      0: No allowance portmask
TX/RX	TX to CPU: indicate the receive port number of this packet RX from CPU: indicate the forwarding portmask or allowance portmask

#### int32 rtk\_cpu\_enable\_set(rtk\_enable\_t enable)

The API can set CPU port function enable/disable.

#### Int32 rtk\_cpu\_tagPort\_set(rtk\_port\_t port, rtk\_cpu\_insert\_t mode)

With CPU port assignment, user can select ASIC inserting tag mode.

```
Typedef enum rtk_cpu_insert_e
{
    CPU_INSERT_TO_ALL = 0,
    CPU_INSERT_TO_TRAPPING,
    CPU_INSERT_TO_NONE,
    CPU_INSERT_END
}rtk_cpu_insert_t;
```

```
/* set EXT Port 0 to CPU port without proprietary tag inserting but trap
packets*/

rtk_cpu_insert_t mode ;

mode = CPU_INSERT_TO_TRAPPING;
rtk_cpu_enable_set(ENABLE);
rtk_cpu_tagPort_set(EXT_PORT0, mode) ;
```



#### int32 rtk\_cpu\_tagPort\_get(rtk\_port\_t \*pPort, rtk\_cpu\_insert\_t \*pMode)

User could use this API to retrieve current CPU port setting including current CPU port number and inserting tag mode setting.

```
/* Get current CPU setting */
rtk_port_t port;
rtk_cpu_insert_t mode;
rtk_cpu_tagPort_get(&port, &mode);
```





#### 4.7. Interrupt

ASIC has one dedicated GPIO pin for interrupt trigger to external CPU. The interrupt trigger might be pull pin voltage to high (3.3V) or low (0V) depend on interrupt polarity configuration. Event for interrupt trigging can be set as network link up happening in certain ports.

#### Int32 rtk\_int\_polarity\_set (rtk\_int\_polarity\_t type)

This API can be used to setup polarity configuration. There are 2 types of polarity: High Polarity and Low polarity. High Polarity means that the GPIO pin for interrupt will stay at low (0V) and be pulled to high (3.3V) when interrupt be triggered. Low Polarity means that the GPIO pin for interrupt will stay at high (3.3V) and be pulled to low (0V) when interrupt be triggered.

After the interrupt is triggered, the GPIO pin for interrupt will stays at high or low (depend on the polarity configuration) until the status of interrupt is retrieved.

#### Example:

```
/* set GPIO as high polarity, GPIO will stay low by default */
rtk_int_polarity_set(INT_POLAR_HIGH);
```

#### int32 rtk\_int\_polarity\_get (rtk\_int\_polarity\_t \*pType)

This API can be used to get current polarity configuration.

#### Int32 rtk\_int\_control\_set(rtk\_int\_type\_t type, rtk\_enable\_t enable)

This API can be used to configure interrupt setting. All supported interrupt types are listed as following and are disabled by default. Without enabling any interrupt, the GPIO pin for interrupt will not be pulled high or low.



```
Typedef enum rtk_int_type_e

{
    INT_TYPE_LINK_STATUS = 0,
    INT_TYPE_METER_EXCEED,
    INT_TYPE_LEARN_LIMIT,
    INT_TYPE_LINK_SPEED,
    INT_TYPE_CONGEST,
    INT_TYPE_GREEN_FEATURE,
    INT_TYPE_BOOP_DETECT,
    INT_TYPE_8051,
    INT_TYPE_CABLE_DIAG,
    INT_TYPE_ACL,
    INT_TYPE_RESERVED, /* Unused */
    INT_TYPE_SLIENT,
    INT_TYPE_END
}rtk_int_type_t;
```

#### Example:

```
/* set GPIO pull high trigger with link state changed*/
/* Other interrupts are disabled. */

rtk_int_polarity_set(INT_POLAR_HIGH);
rtk_int_control_set(INT_TYPE_LINK_CHANGE, ENABLE);
rtk_int_control_set(INT_TYPE_SPEED_CHANGE, DISABLE);
rtk_int_control_set(INT_TYPE_RLDP, DISABLE);
rtk_int_control_set(INT_TYPE_METER, DISABLE);
rtk_int_control_set(INT_TYPE_LEARN_LIMIT, DISABLE);
```

#### int32 rtk\_int\_control\_get(rtk\_int\_type\_t type, rtk\_enable\_t \*pEnable)

This API can be used to get interrupt setting.

```
/* Get Link change interrupt state. */
rtk_enable_t state;
```



```
rtk_int_control_get(INT_TYPE_LINK_CHANGE, &state);
```

#### int32 rtk\_int\_status\_get(rtk\_int\_status\_t\* pStatusMask)

ASIC will used dedicated GPIO to trigger external CPU as interrupt control setting and CPU can get interrupt status to check which event to trigger current interrupt. This API can be used to get the status. The voltage of interrupt GPIO pin will not return to normal state if users don't clear it.

```
Typedef struct
                rtk int status s
    rtk uint16 value[RTK MAX NUM OF INTERRUPT TYPE];
} rtk int status t;
The interrupt trigger status is shown in the following:
      - INT_TYPE_LINK STATUS
                                  (value[0] (Bit0))
      - INT TYPE METER EXCEED
                                  (value[0] (Bit1))
      - INT TYPE LEARN LIMIT
                                  (value[0] (Bit2))
      - INT TYPE LINK SPEED
                                  (value[0] (Bit3))
      - INT TYPE CONGEST
                                  (value[0] (Bit4))
      - INT TYPE GREEN FEATURE
                                  (value[0] (Bit5))
      - INT TYPE LOOP DETECT
                                  (value[0] (Bit6))
      - INT TYPE 8051
                                  (value[0] (Bit7))
      - INT TYPE CABLE DIAG
                                  (value[0] (Bit8))
      - INT TYPE ACL
                                  (value[0] (Bit9))
      - INT TYPE SLIENT
                                  (value[0] (Bit11))
```




Figure 6. Interrupt Polarity



#### Example:

```
/*Get interrupt status after GPIO trigger to see if LINK STATUS interrupt
is triggered*/

rtk_int_status_t statusMask;

rtk_int_status_get(&statusMask);
if(statusMask.value[0] & 0x01)
{
    /* LINK STATUS interrupt is triggered */
}
```

#### int32 rtk\_int\_status\_set(rtk\_int\_status\_t\* pStatusMask)

This API is used to clean interrupt status. If external CPU would not use this API to clear interrupt status, or following network linking events will not be triggered any more.

```
The interrupt trigger status is shown in the following:
      - INT TYPE LINK STATUS
                                 (value[0] (Bit0))
      - INT TYPE METER EXCEED (value[0] (Bit1))
      - INT TYPE LEARN LIMIT
                                 (value[0] (Bit2))
      - INT TYPE LINK SPEED
                                (value[0] (Bit3))
      - INT TYPE CONGEST
                                (value[0] (Bit4))
      - INT TYPE GREEN FEATURE (value[0] (Bit5))
      - INT TYPE LOOP DETECT
                                 (value[0] (Bit6))
      - INT TYPE 8051
                                 (value[0] (Bit7))
      - INT TYPE CABLE DIAG
                                 (value[0] (Bit8))
      - INT TYPE ACL
                                 (value[0] (Bit9))
      - INT TYPE SLIENT
                                 (value[0] (Bit11))
```

```
/* Clear interrupt status of link status & learnling limit */
rtk_int_status_t statusMask;
statusMask.bit[0] = 0x5 /* Bit 0 and Bit 2 */
rtk_int_status_set(&statusMask);
```



# int32 rtk\_int\_advanceInfo\_get(rtk\_int\_advType\_t adv\_type, rtk\_int\_info\_t \*pInfo)

This API is used to get and clear advanced information. The supported types are listed as following. Users can specify a type and this API will return the advanced information in parameter "info".

```
Typedef enum rtk_int_advType_e
{
    ADV_L2_LEARN_PORT_MASK = 0,
    ADV_SPEED_CHANGE_PORT_MASK,
    ADV_SPECIAL_CONGESTION_PORT_MASK,
    ADV_PORT_LINKDOWN_PORT_MASK,
    ADV_PORT_LINKUP_PORT_MASK,
    ADV_METER_EXCEED_MASK,
    ADV_RLDP_LOOPED,
    ADV_RLDP_RELEASED,
    ADV_END,
} rtk_int_advType_t;
```

```
/* set GPIO pull high trigger with link state changed*/
rtk_int_polarity_set(INT_POLAR_HIGH);
rtk_int_control_set(INT_TYPE_LINK_CHANGE, ENABLE);

/* Monitor the event of port 0 is link up. */
rtk_int_status_t statusmask;
rtk_int_info_t info;

rtk_int_status_get(&statusmask);
if(statusmask.value[0] & (0x0001 << INT_TYPE_LINK_STATUS))
{
    /* Clear status */
    statusmask.value[INT_TYPE_LINK_STATUS] = (0x0001 << INT_TYPE_LINK_STATUS);</pre>
```



```
rtk_int_status_get(&statusmask);

/* Get advanced information */

rtk_int_advanceInfo_get(ADV_PORT_LINKUP_PORT_MASK, &info);

if(info == 0x01)

{
    /* Port 0 is link up */
}
```

# Realter CONFIDENTIAL CONFIDENTIAL For UTT



#### 4.8. MIB

Switch supports MIB counters include MIB-II (RFC 1213), Ethernet-like MIB (RFC 3635), Interface Group MIB (RFC 2863), RMON (RFC 2819), Bridge MIB (RFC1493) and Bridge Extension (RFC 2674). There are 3 group MIB counters as IN counters, OUT counters and whole system counters.

# Int32 rtk\_stat\_port\_get(rtk\_port\_t port, rtk\_stat\_port\_type\_t cntr\_idx, rtk\_stat\_counter\_t \*pCntr)

This API will return failed in the period of MIB retrieving processing and MIB resetting. Mapping index of MIB counter is defined as following description.

Table 6. Statistic List

Field	Description
ifInOctets	The total number of octets received on the interface, including framing characters.
Dot3StatsFCSErrors	Number of received frames with FCS errors.
Dot3StatsSymbolErrors	Number of data symbol errors.
Dot3InPauseFrames	Number of received PAUSE frames
dot3ControlInUnknownOpcodes	Number of received MAC control frames with an unknown opcode.
etherStatsFragments	Number of received <b>invalid (FCS error / alignment error)</b> packets whose size are less than 64 bytes , including MAC header and FCS , excluding preamble and SFD.
etherStatsJabbers	Number of received <b>invalid (FCS error / alignment error)</b> packets whose size are more than 1518 bytes , including MAC header and FCS , excluding preamble and SFD.
ifInUcastPkts	Number of received valid unicast packets.
etherStatsDropEvents	Number of received packets dropped due to lack of resource.
etherStatsOctets	number of bytes in <b>all</b> received frames , including MAC header and FCS , excluding preamble and SFD.
etherStatsUnderSizePkts	Number of received <b>valid</b> packets whose size are less than 64 bytes 'including MAC header and FCS' excluding preamble and SFD.
etherOversizeStats	Number of received <b>valid</b> packets whose size are more than 1518 bytes 'including MAC header and FCS' excluding preamble and SFD.
etherStatsPkts64Octets	Number of <b>all</b> received packets whose size are exactly 64 bytes, including MAC header and FCS, excluding



#### 10/100M & 10/100/1000M Switch Controller Programming Guide

	preamble and SFD.
etherStatsPkts65to127Octets	Number of <b>all</b> received packets whose size are between 65
ethorstatsi ktsosto127 Octots	~ 127 bytes , including MAC header and FCS ,
	excluding preamble and SFD.
etherStatsPkts128to255Octets	Number of <b>all</b> received packets whose size are between
Chiefstatsi Kts120t0255 Octots	128 ~ 255 bytes , including MAC header and FCS ,
	excluding preamble and SFD.
etherStatsPkts256to511Octets	Number of <b>all</b> received packets whose size are between
	256 ~ 511 bytes ' including FCS ' excluding MAC
	header, preamble and SFD.
etherStatsPkts512to1023Octets	Number of <b>all</b> received packets whose size are between
	512 ~ 1023 bytes 'including MAC header and FCS'
	excluding preamble and SFD.
etherStatsPkts1024to1518Octets	Number of <b>all</b> received packets whose size are between
	1024 ~ 1518 bytes , including MAC header and FCS ,
	excluding preamble and SFD.
etherStatsMulticastPkts	The number of packets, delivered by this sub-layer to a
	higher (sub-)layer, which were addressed to a multicast
	address at this sub-layer. For a MAC layer protocol, this
	includes both Group and Functional addresses.
etherStatsBroadcastPkts	The number of packets, delivered by this sub-layer to a
	higher (sub-)layer, which were addressed to a broadcast
	address at this sub-layer.
ifOutOctets	The total number of octets transmitted out of the interface ,
	including framing characters.
Dot3StatsSingleCollisionFrames	A count of frames that are involved in a single collision,
-	and are subsequently transmitted successfully.
Dot3StatMultipleCollisionFrames	A count of frames that are involved in more than one
	collision and are subsequently transmitted successfully.
Dot3StatsDeferredTransmissions	A count of frames for which the first transmission attempt
	on a particular interface is delayed because the medium is
	busy.
Dot3StatsLateCollisions	The number of times that a collision is detected on a
	particular interface later than one slotTime into the
-41 C(-4 - C - 11' - '	transmission of a packet.
etherStatsCollisions	Estimate of number of collisions on this thernet segment.
Dot3StatsExcessiveCollisions	A count of frames for which transmission on a particular interface fails due to excessive collisions.
Dot3OutPauseFrames	A count of MAC control frames transmitted on this
Dot3Outr auser rames	interface with an opcode indicating the PAUSE operation.
PortDelayExceededDiscards	Not Support
dot1dTpPortInDiscards	Number of received <b>valid</b> frames discarded by Forwarding
doctur proteinbiscatus	Process.
ifOutUcastPkts	Number of transmitted unicast packets , including
II C II C CHOIL RED	discarded or not sent.
ifOutMulticastPkts	Number of transmitted multicast packets, including
noativitatiousti Rts	discarded or not sent.
ifOutBroadcastPkts	
nouthroadcastr Kts	Number of transmitted broadcast packets, including discarded or not sent.
Out Oamndu Dlata	A count of OAMPDUs transmitted on this interface.
OutOampduPkts InOampduPkts	
InOampduPkts PktgenPkts	Number of received OAMPDUs.  Not Support
	LINOT SUPPORT

#### 10/100M & 10/100/1000M Switch Controller Programming Guide

InMldChecksumError	The number of received MLD control packet which
Illividencessumerror	checksum is fail
InIgmpChecksumError	The number of received IGMP control packets which checksum is fail
InMldSpecificQuery	The number of received MLD Group-Specific query packets
InMldGeneralQuery	The number of received MLD General Query packets
InIgmpSpecificQuery	The number of received IGMP Group-Specific query packets
InIgmpGeneralQuery	The number of received IGMP General Query packets
InMldLeave	The number of received MLD Done packets
InIgmpLeaves	The number of received IGMP Leave packets
InIgmpJoinsSuccess	The number of received IGMP Report packets which join a group in ASIC successfully
InIgmpJoinsFail	The number of received IGMP Report packets which join a group in ASIC unsuccessfully
InMldJoinsSuccess	The number of received MLD Report packets which join a group in ASIC successfully
InMldJoinsFail	The number of received MLD Report packets which join a group in ASIC unsuccessfully
InReportSuppressionDrop	The number of received Report packets dropped due to report suppression
InLeaveSuppressionDrop	The number of received Leave/ Done packets dropped due to report suppression
OutIgmpReport	The number of transmitted IGMP Report packets
OutIgmpLeaves	The number of transmitted IGMP Leave packets
OutIgmpGeneralQuery	The number of transmitted IGMP General Query packets
OutIgmpSpecificQuery	The number of transmitted IGMP Group-Specific query packets
OutMldReport	The number of transmitted MLD Report packets
OutMldLeaves	The number of transmitted MLD Leave packets
OutMldGeneralQuery	The number of transmitted MLD General Query packets
OutMldSpecificQuery	The number of transmitted MLD Group-Specific query packets
InKnownMulticastPkts	The number of received known multicast packets
ifInMulticastPkts	Number of received valid multicast packets.
ifInBroadcastPkts	Number of received valid broadcast packets.

#### Example:

```
/*get number of received valid unicast packets of port 0 */
rtk_stat_counter_t &cntr;
rtk_stat_port_get(UTP_PORT0, IfInOctets, &cntr);
```

#### int32 rtk\_stat\_port\_reset(rtk\_port\_t port)



There are MIB counters of network traffic information belong to each port and belong to whole system. ASIC will reset all counters belong to the port.

```
/*reset MIB counters of port 0 and port 4*/
rtk_stat_port_reset(UTP_PORT0);
rtk_stat_port_reset(UTP_PORT4);
```





#### 4.9. PHY

ASIC supports 1000Base-T PHYs and allows network management to configure desired capability. Auto-Negotiation function allows a device to advertise modes (1000F, 100F, 100H, 10F and 10H modes) of operation it possesses to a remote end of a link segment and detect corresponding operational modes. Without Auto-Negotiation function, there are only 10/100 modes (100F, 100H, 10F and 10H modes). While 1000F is enabled, both abilities 100F and 10F will be supported.

#### Int32 rtk\_port\_phyEnableAll\_set(rtk\_enable\_t enable)

This API is used to enable all PHYs if the default PHY status is disabled by pin strap.

#### Example:

```
/*All PHYs are disabled by hardware pin, use API to enable all PHYs */
rtk_port_phyEnableAll_set(ENABLED);
```

#### int32 rtk\_port\_phyAutoNegoAbility\_set(rtk\_port\_t port,

#### rtk\_port\_phy\_ability\_t \*pAbility)

The structure of *rtk\_port\_phy\_ability\_t* is defined as following:

```
typedef struct rtk port phy ability s
   rtk uint32
                  AutoNegotiation;
/*PHY register 0.12 setting for auto-negotiation process*/
   rtk uint32
                  Half 10;
/*PHY register 4.5 setting for 10BASE-TX half duplex capable*/
    rtk uint32
                  Full 10;
/*PHY register 4.6 setting for 10BASE-TX full duplex capable*/
   rtk uint32
                  Half 100;
/*PHY register 4.7 setting for 100BASE-TX half duplex capable*/
                  Full 100;
    rtk uint32
 /*PHY register 4.8 setting for 100BASE-TX full duplex capable*/
```



```
rtk_uint32 Full_1000;
/*PHY register 9.9 setting for 1000BASE-T full duplex capable*/
    rtk_uint32 FC;
/*PHY register 4.10 setting for flow control capability*/
    rtk_uint32 AsyFC;
/*PHY register 4.11 setting for asymmetric flow control capability*/
} rtk_port_phy_ability_t;
```

If 1000F capability bit is set to 1, API will also configure Auto-Negotiation register field bit enabled. FC and AsyFC fields are defined as PAUSE bit and ASM\_DIR bit as Std 802.3 annex 28B. The encoding of Bit FC and AsyFC is specified as following table.

FC	AsyFC	Capability
0	0	No pause flow control
0	1	Asymmetric pause toward link partner
1	0	Symmetric pause flow control
1	1	Both symmetric pause and asymmetric pause toward local device

```
/* set PHY 1 with Auto negotiation,1000F,100F*/
/* and Symmetric PAUSE flow control capabilities*/

rtk_port_phy_ability_t ability;
memset(&ability, 0x00, sizeof(rtk_port_phy_ability_t));
ability.Full_1000 = 1;
ability.FC = 1;
ability.AsyFC = 1;
rtk_port_phyAutoNegoAbility_set(UTP_PORT1, &ability);

/*set PHY 2 with Auto negotiation,100F without flow control*/
rtk_port_phy_ability_t ability;
memset(&ability, 0x00, sizeof(rtk_port_phy_ability_t));
ability.Full_100 = 1;
rtk_port_phyAutoNegoAbility_set(UTP_PORT2, &ability);
```



int32 rtk\_port\_phyAutoNegoAbility\_get(rtk\_port\_t port,
rtk\_port\_phy\_ability\_t \*pAbility)

Get the capability of specified PHY.

Example:

```
/*Get capability of PHY 1 */
rtk_port_phyAutoNegoAbility_get(UTP_PORT1, &ablility);
```

int32 rtk\_port\_phyStatus\_get(rtk\_port\_t port, rtk\_port\_linkStatus\_t
\*pLinkStatus, rtk\_port\_speed\_t \*pSpeed, rtk\_port\_duplex\_t \*pDuplex)

Get current PHY link status.

```
Typedef enum rtk_port_linkStatus_e
{
    PORT_LINKDOWN = 0,
    PORT_LINKUP,
    PORT_LINKSTATUS_END
} rtk_port_linkStatus_t;

typedef enum rtk_port_speed_e
{
    PORT_SPEED_10M = 0,
    PORT_SPEED_100M,
    PORT_SPEED_1000M,
    PORT_SPEED_2500M,
    PORT_SPEED_END
} rtk_port_speed_t;

typedef enum rtk_port_duplex_e
{
    PORT_HALF_DUPLEX = 0,
    PORT_FULL_DUPLEX,
```



```
PORT_DUPLEX_END
} rtk_port_duplex_t;
```

#### Example:

```
/*Get link status of UTP Port 1 */
rtk_port_linkStatus_t linkStatus;
rtk_port_speed_t speed;
rtk_port_duplex_t duplex;
rtk_port_duplex_t duplex;
rtk_port_phyStatus_get(UTP_PORT1, &linkStatus, &speed, &duplex);
```

# CONFIDENTIAL CONFIDENTIAL UTIT



#### 4.10. LED

#### int32 rtk\_led\_enable\_set(rtk\_led\_group\_t group, rtk\_portmask\_t portmask)

This API should be called before setup LED. It enables LED by group and port, and user can configure LED by the API according to the hardware layout.

#### Example:

```
/*The hardware layout only use group 0 & group 1, and the port is Port 0
~ Port 4*/
rtk_portmask_t portmask;

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT0);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT1);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT2);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT3);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT4);

rtk_led_enable_set(LED_GROUP_0, &portmask);
rtk_led_enable_set(LED_GROUP_1, &portmask);
```

#### int32 rtk\_led\_operation\_set(rtk\_led\_operation\_t mode)

This API can set LED operation mode, and normally the mode is parallel mode.

```
Typedef enum rtk_led_operation_e
{
    LED_OP_SCAN=0,
    LED_OP_PARALLEL,
    LED_OP_SERIAL,
    LED_OP_END,
}rtk_led_operation_t;
```



```
/*Set LED to parallel mode*/
rtk_led_operation_set(LED_OP_PARALLEL);
```

## int32 rtk\_led\_blinkRate\_set(rtk\_led\_blink\_rate\_t blinkRate)

```
typedef enum rtk_led_blink_rate_e
{
    LED_BLINKRATE_32MS=0,
    LED_BLINKRATE_64MS,
    LED_BLINKRATE_128MS,
    LED_BLINKRATE_256MS,
    LED_BLINKRATE_512MS,
    LED_BLINKRATE_1024MS,
    LED_BLINKRATE_48MS,
    LED_BLINKRATE_96MS,
    LED_BLINKRATE_END,
}rtk_led_blink_rate_t;
```

### Example:

```
/* Set blinking rate to 256ms*/
rtk_led_blinkRate_set(LED_BLINKRATE_256MS);
```

# int32 rtk\_led\_groupConfig\_set(rtk\_led\_group\_t group, rtk\_led\_congig\_t config)

This API is used to configure per group LED indicated mode. If the applied LED indicate mode can not satisfy user's application, they can use this API to configure LED indicate mode per group. The definition is as following:

```
typedef enum rtk_led_config_e
```



```
LED CONFIG LEDOFF=0,
    LED CONFIG DUPCOL,
    LED CONFIG LINK ACT,
    LED CONFIG SPD1000,
    LED CONFIG SPD100,
    LED CONFIG SPD10,
    LED CONFIG SPD1000ACT,
    LED CONFIG SPD100ACT,
    LED_CONFIG_SPD10ACT,
    LED CONFIG SPD10010ACT,
    LED CONFIG LOOPDETECT,
    LED CONFIG EEE,
    LED CONFIG LINKRX,
    LED CONFIG LINKTX,
    LED CONFIG MASTER,
    LED CONFIG END,
}rtk led congig t;
```

```
/*Set LED mode group 0 to LED_CONFIG_LINK_ACT */
rtk_led_groupConfig_set(LED_GROUP_0, LED_CONFIG_LINK_ACT);
```



# 4.11. RMA

For IEEE 802.1 standard, ASIC supports RMA (Reserved Multicast Address) function for trapping incoming management frames to CPU if high layer applications need to retrieve information in such frames. Following table is list of relevant layer 2 protocol mapping reserved MAC address.

**Table 7. Reserved Multicast Address** 

Protocols description	<b>Destination MAC Address</b>
Bridge Group Address	01-80-C2-00-00-00
IEEE Std 802.3, 1988 Edition, Full Duplex PAUSE operation	01-80-C2-00-00-01
IEEE Std 802.3ad Slow Protocols-Multicast address	01-80-C2-00-00-02
IEEE Std 802.1X PAE address	01-80-C2-00-00-03
Reserved	01-80-C2-00-00-04
Reserved	01-80-C2-00-00-05
Reserved	01-80-C2-00-06
Reserved	01-80-C2-00-00-07
Provider Bridge Group Address	01-80-C2-00-00-08
Reserved	01-80-C2-00-00-09
Reserved	01-80-C2-00-00-0A
Reserved	01-80-C2-00-00-0B
Reserved	01-80-C2-00-00-0C
Provider Bridge GVRP Address	01-80-C2-00-00-0D
IEEE Std. 802.1AB Link Layer Discovery Protocol multicast address	01-80-C2-00-00-0E
Reserved	01-80-C2-00-00-0F
All LANs Bridge Management Group Address	01-80-C2-00-00-10
Load Server Generic Address	01-80-C2-00-00-11
Loadable Device Generic Address	01-80-C2-00-00-12
Reserved	01-80-C2-00-00-13
Reserved	01-80-C2-00-00-14
Reserved	01-80-C2-00-00-15
Reserved	01-80-C2-00-00-16
Reserved	01-80-C2-00-00-17
Generic Address for All Manager Stations	01-80-C2-00-00-18
Reserved	01-80-C2-00-00-19
Generic Address for All Agent Stations	01-80-C2-00-00-1A
Reserved	01-80-C2-00-00-1B
Reserved	01-80-C2-00-00-1C
Reserved	01-80-C2-00-00-1D
Reserved	01-80-C2-00-00-1E
Reserved	01-80-C2-00-00-1F
GMRP Address	01-80-C2-00-00-20
GVRP address	01-80-C2-00-00-21
Undefined GARP address	01-80-C2-00-00-22
Undefined GARP address	01-80-C2-00-00-23
Undefined GARP address	01-80-C2-00-00-24



04 00 00 00 00
01-80-C2-00-00-25
01-80-C2-00-00-26
01-80-C2-00-00-27
01-80-C2-00-00-28
01-80-C2-00-00-29
01-80-C2-00-00-2A
01-80-C2-00-00-2B
01-80-C2-00-00-2C
01-80-C2-00-00-2D
01-80-C2-00-00-2E
01-80-C2-00-00-2F
01-00-0C-CC-CC
01-00-0C-CC-CC-CD
Ethertype = 0x88CC &
01-80-C2-00-00-00 or
01-80-C2-00-00-03 or
01-80-C2-00-00-0e

# int32 rtk\_trap\_rmaAction\_set(rtk\_mac\_t \*pRma\_frame,

# rtk\_trap\_rma\_action\_t rma\_action)

```
typedef enum rtk_trap_rma_action_e
{
    RMA_ACTION_FORWARD = 0,
    RMA_ACTION_TRAP2CPU,
    RMA_ACTION_DROP,
    RMA_ACTION_FORWARD_EXCLUDE_CPU,
    RMA_ACTION_END
} rtk_trap_rma_action_t;
```

```
/*set trapping both STP protocol frame and LACP frame to CPU port 4*/
rtk_mac_t rma_frame;
rtk_trap_rma_action_t rma_action;

rtk_cpu_enable_set(ENABLE);
rtk_cpu_tagPort_set(UTP_PORT4, CPU_INSERT_TO_NONE);
```



```
rma_frame.octec[0] = 0x01;
rma_frame.octec[1] = 0x80;
rma_frame.octec[2] = 0xC2;
rma_frame.octec[3] = 0x00 ;
rma_frame.octec[4] = 0x00 ;
rma_frame.octec[5] = 0x00 ;
rma_action = RMA_ACTION_TRAP2CPU ;
rtk_trap_rmaAction_set (&rma_frame, rma_action) ;

rma_frame.octec[0] = 0x01 ;
rma_frame.octec[0] = 0x80 ;
rma_frame.octec[1] = 0x80 ;
rma_frame.octec[2] = 0xC2 ;
rma_frame.octec[3] = 0x00 ;
rma_frame.octec[4] = 0x00 ;
rma_frame.octec[5] = 0x02 ;

rtk_trap_rmaAction_set(&rma_frame, rma_action);
```

# int32 rtk\_trap\_rmaAction\_get(rtk\_mac\_t \*pRma\_frame,

# rtk\_trap\_rma\_action\_t \*pRma\_action)

```
/*Get STP protocol frame action*/
rtk_mac_t rma_frame;
rtk_trap_rma_action_t rma_action;

rma_frame.octec[0] = 0x01;
rma_frame.octec[1] = 0x80;
rma_frame.octec[2] = 0xC2;
rma_frame.octec[3] = 0x00;
rma_frame.octec[4] = 0x00;
rma_frame.octec[5] = 0x00;
rtk_trap_rmaAction_get(&rma_frame, &rma_action);
```



# 4.12. Storm Filtering Control

ASIC supports four kinds of packet storm control mechanism broadcasting storm control, multicasting storm control, unknown multicast storm control and unknown destination address storm control. Each port has dedicated setting and storm flow packet counter. It can avoid undesired network flow taking too mush bandwidth of switch and improve more bandwidth utility for network.

# Int32 rtk\_rate\_stormControlPortEnable\_set(rtk\_port\_t port,

rtk\_rate\_storm\_group\_t stormType, rtk\_enable\_t enable)

```
typedef enum rtk_rate_storm_group_e
{
   STORM_GROUP_UNKNOWN_UNICAST = 0,
   STORM_GROUP_UNKNOWN_MULTICAST,
   STORM_GROUP_MULTICAST,
   STORM_GROUP_BROADCAST,
   STORM_GROUP_END
} rtk_rate_storm_group_t;
```



# int32 rtk\_rate\_stormControlPortEnable\_get(rtk\_port\_t port,

# rtk\_rate\_storm\_group\_t stormType, rtk\_enable\_t \*pEnable)

User can use this API to get current Storm Control state of a port.

### Example:

```
/* Get state of broadcast Strom control on port 2 */
ttk_enable_t state;

rtk_rate_stormControlPortEnable_set(UTP_PORT2,STORM_GROUP_BROADCAST,
&state);
```

## int32 rtk\_rate\_stormControlMeterIdx\_set(rtk\_port\_t port,

# rtk\_rate\_storm\_group\_t stormType, rtk\_uint32 index)

User can use this API to set Storm Control shared meter index of a port.

### Example:

```
/* set shared meter of broadcast Strom control on port 2 to meter 10 */
rtk_rate_stormControlMeterIdx_set(UTP_PORT2, STORM_GROUP_BROADCAST, 10);
```

# int32 rtk\_rate\_stormControlMeterIdx\_get(rtk\_port\_t port,

# rtk\_rate\_storm\_group\_t stormType, rtk\_uint32 index)

User can use this API to get Storm Control shared meter index of a port.

```
/* get shared meter of broadcast Strom control on port 2 */
```



rtk\_uint32 index;

rtk\_rate\_stormControlMeterIdx\_get(UTP\_PORT2, STORM\_GROUP\_BROADCAST,
&index);

# Realtek CONFIDENTIAL CONFIDENTIAL FOR UTT



## 4.13. Port Mirror

ASIC supports one-port mirror function for network monitoring. User needs to set desired source port for frames monitoring and monitor port for frames are mirrored to.




Figure 7. RX Mirror

There are two types of mirror function usage can be set. One is source port receiving frame from mirror function. Another mirror function is source port that frame transmitted to.



Figure 8. TX Mirror

If user wants to prevent monitoring frame loss issue in monitor port, then the traffic isolation on monitor port function can be set. This function will permit frames transmitted from source port only at monitor port.




Figure 9. Mirror Isolation

int32 rtk\_mirror\_portBased\_set(rtk\_port\_t mirroring\_port, rtk\_portmask\_t
\*pMirrored\_rx\_portmask, rtk\_portmask\_t \*pMirrored\_tx\_portmask)



```
/*set port 1 to monitor port 0 transmitting frames and let port 1 for
network management only with port isolation setting*/
rtk_portmask_t rx_portmask;
rtk_portmask_t tx_portmask;

rtk_mirror_portIso_set(ENABLE);
RTK_PORTMASK_CLEAR(rx_portmask);
RTK_PORTMASK_PORT_SET(tx_portmask, UTP_PORT0);
rtk_mirror_portBased_set(UTP_PORT1, &rx_portmask, &tx_portmask);
```





# 4.14. Force External Interface

Switch Provides API to set external interface to force mode. This function can be used for limiting the ability of external interface.

User can use *rtk\_port\_macForceLinkExt\_set* to configure switch. This API uses logical port number as first parameter. Only extension port number is acceptable.

# Int32 rtk\_port\_t port, rtk\_mode\_ext\_t mode, rtk\_port\_mac\_ability\_t \*pPortability)

### Example:

```
/* Set extension port 0 to RGMII with Force mode, 1000M, Full-duplex,
enable TX&RX pause*/
rtk_port_mac_ability_t mac_cfg;
rtk_mode_ext_t mode;

mode = MODE_EXT_RGMII;
mac_cfg.forcemode = MAC_FORCE;
mac_cfg.speed = PORT_SPEED_1000M;
mac_cfg.duplex = FULL_DUPLEX;
mac_cfg.link = PORT_LINKUP;
mac_cfg.nway = DISABLED;
mac_cfg.rxpause = ENABLED;
rtk_port_macForceLinkExt_set(EXT_PORTO, mode,&mac_cfg);
```

int32 rtk\_port\_macForceLinkExt\_get(rtk\_port\_t port, rtk\_mode\_ext\_t
\*pMode, rtk\_port\_mac\_ability\_t \*pPortability)



### Example:

```
/* Get extension port 0 Configuration*/
rtk_mode_ext_t mode;
rtk_port_mac_ability_t mac_cfg mac_cfg;
rtk_port_macForceLinkExt_get(EXT_PORT0, &mode, &mac_cfg);
```

# int32 rtk\_port\_rgmiiDelayExt\_set(rtk\_port\_t port, rtk\_data\_t txDelay,

# rtk\_data\_t rxDelay)

The API is used to set RGMII interface TX and RX delay. In TX delay, the value 1 means delay 2ns and 0 means no delay. In RX delay, there are 8 steps to tune the delay status.

### Example:

```
/* Set RGMII Interface 0 TX delay to 2ns and RX to step 4 */
    rtk_port_rgmiiDelayExt_set(EXT_PORT0, 1, 4);
```

# int32 rtk\_port\_rgmiiDelayExt\_get(rtk\_port\_t port, rtk\_data\_t \*pTxDelay, rtk\_data\_t \*pRxDelay)

The API is used to get RGMII interface TX and RX delay.

```
/* Set RGMII Interface 0 TX delay to 2ns and RX to step 4 */
rtk_data_t txDelay, rxDelay;
rtk_port_rgmiiDelayExt_get(EXT_PORTO, &txDelay, &rxDelay);
```



## 4.15. Port Isolation

Switch supports Port Isolation function. Users can use API *rtk\_port\_isolation\_set* to set a forwarding port mask for each source port. The forwarding port mask is configured per port. Every packet switched by switch can't be forwarded to the ports which are not in the forwarding port mask.

CPU force TX (TX portmask in CPU tag) function doesn't be affected by Port Isolation. Packets which coming from CPU port and have "TX portmask" in CPU tag can be forwarding to any other ports. Besides this, Port Isolation is the highest priority in forwarding decision.

# Int32 rtk\_port\_isolation\_set(rtk\_port\_t port, rtk\_portmask\_t \*pPortmask)

### Example:

```
/* Set Port Isolation function on UTP Port 4 and set its forwarding port
mask to Port 0~3*/
rtk_portmask_t portmask;

RTK_PORTMASK_CLEAR(portmask);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT0);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT1);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT2);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT3);

rtk_port_isolation_set(UTP_PORT4, &portmask);
```

# int32 rtk\_port\_isolation\_get(rtk\_port\_t port, rtk\_portmask\_t \*pPortmask)

This API can be used to get current Port Isolation configuration on a specified port.

```
/*Get Port Isolation configuration on UTP Port 4 */
rtk_portmask_t portmask;
```



rtk\_port\_isolation\_get(UTP\_PORT4, &portmask);





# 4.16. MAC Learning Limit

Switch supports source MAC learning limit function. This function can be configured through API "rtk\_l2\_limitLearningCnt\_set". API "rtk\_l2\_limitLearningCnt\_get" can be used to get current source MAC learning configuration. API "rtk\_l2\_learningCnt\_get" can be used to get current source MAC learning number. Default action for overflow MAC addresses is forwarding.

## Int32 rtk\_l2\_limitLearningCnt\_set(rtk\_port\_t port, rtk\_mac\_cnt\_t mac\_cnt)

### Example:

```
/*Set MAC learning limit on Port 2 to 100 MAC addresses*/
rtk_12_limitLearningCnt_set(UTP_PORT2, 100);
```

# int32 rtk\_l2\_limitLearningCnt\_get(rtk\_port\_t port, rtk\_mac\_cnt\_t

\*pMac\_cnt)

### Example:

```
/*Get current MAC learning limit configuration on Port 2 */
rtk_mac_cnt_t mac_cnt;
rtk_12_limitLearningCnt_get(UTP_PORT2, &mac_cnt);
```

# int32 rtk\_l2\_learningCnt\_get(rtk\_port\_t port, rtk\_mac\_cnt\_t \*pMac\_cnt)

```
/*Get current MAC learning counter on Port 2 */
rtk_mac_cnt_t mac_cnt;
rtk_12_learningCnt_get(UTP_PORT2, &mac_cnt);
```



# RealteK RONFIDENTIAL CONFIDENTIAL HOTOTOTIC HOTOTIC HOTOTOTIC HOTOTIC HOTOTOTIC HOTOTO



## 4.17. ACL

Switch has 96 shared ACL rules for system and each port claim its own ACL rules. Each ACL rule contains 144 bits and has four main components: 128 bits data fields, frame type & tag existed indicators, ACL rule template ID and ingress port mask.

Table 8. ACL Rule Format

143   142   141   140   139   138   137   136   135   134   133   132   131   130   129   128	<u>  127   126   125   124   123   122   121   120   119   118   117   116   115   114   113   112   </u>
Field 7	Field 6
111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96	95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80
Field 5	Field 4
79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64	63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48
Field 3	Field 2
47   46   45   44   43   42   41   40   39   38   37   36   35   34   33   32	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16
Field 1	Field 0
15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0	
Active Portmask[7:0] Frame Type & Tag Template 0-4	

Template ID field in ACL rule indicate that which template should be used to decode these 8 fields in rule. There are 22 types of format including L2/L3/L4 header. These formats are referenced to the meaning of data fields. The below table is the rule types.

Table 9. ACL Template Type

Type	Name	Bits of Value
0x01	DMAC0	DMAC[15:0]
0x02	DMAC1	DMAC[31:16]
0x03	DMAC2	DMAC[47:32]
0x04	SMAC0	SMAC[15:0]
0x05	SMAC1	SMAC[31:16]
0x06	SMAC2	SMAC[47:32]
0x07	ETHERTYPE	Type/Length
0x08	STAG	SPRI{15:13}+DEI{12}+SVID{11:0}
0x09	CTAG	CPRI{15:13}+CFI{12}+CVID{11:0}
0x10	IP4SIP0	Ipv4 SIP[15:0]
0x11	IP4SIP1	Ipv4 SIP[31:16]
0x12	IP4DIP0	Ipv4 DIP[15:0]
0x13	IP4DIP1	Ipv4 DIP[31:16]
0x20	IP6SIP0	Ipv6 SIP[15:0]
0x21	IP6SIP1	Ipv6 SIP[31:16]
0x28	IP6DIP0	Ipv6 DIP[15:0]
0x29	IP6DIP1	Ipv6 DIP[31:16]
0x30	VIDRANGE	S-tag/C-tag VID Range Check Mask
0x31	IPRANGE	Ipv4/Ipv6 Range Check Mask



0x32	PORTRANGE	TCP/UDP Port Range Check Mask
0x33	FIELD_VALID	Field selectors valid tag
0x4n	FIELD_SELECTORn	User defined 16-bits field

For example, if template 0 is configured like below:

**Table 10. ACL Template Configuration Example** 

Field_0	Field_1	Field_2	Field_3	Field_4	Field_5	Field_6	Field_7
DMAC0	DMAC1	DMAC2	SMAC0	SMAC1	SMAC2	CTAG	STAG

The data field in ACL rule will be decoded as following

● Field 0 ~ 2: MAC\_DA

• Field 3 ~ 5: MAC\_SA

Field 6: CTAG

• Field 7: STAG

Switch support 5 independent templates. User should configure these templates before adding rules. By default, after initialization, the 5 templates would be reset to the following combination:

**Table 11. Default ACL Template Configuration** 

	Field_0	Field_1	Field_2	Field_3	Field_4	Field_5	Field_6	Field_7
Template 0	DMAC0	DMAC1	DMAC2	SMAC0	SMAC1	SMAC2	EtherType	FS_15
Template 1	Ipv4SIP0	Ipv4SIP1	Ipv4DIP0	Ipv4DIP1	FS_13	FS_14	FS_02	FS_15
Template 2	Ipv6SIP0	Ipv6SIP1	FS_03	FS_04	FS_05	FS_06	FS_07	FS_08
Template 3	Ipv6DIP0	Ipv6DIP1	FS_09	FS_10	FS_11	FS_12	FS_13	FS_14
Template 4	VIDRange	IPRange	PortRange	CTAG	STAG	FS_13	FS_14	FS_15

If user doesn't need any special requirement or combination, default template setting is enough for adding rule. If user wants to change the 5 templates setting for their own usage, API "rtk\_filter\_igrAcl\_template\_set" can be used.

Switch supports 16 Field Selectors. These entries can be used as user-defined field if the predefined field can not satisfy user's requirement. Each entry includes two setting: type and offset.

**Table 12. Field Selector** 

Field	Description	Bits		
FIELD_SELECTORn_TYPE	Format of field selector. It also defines the start address for 16-bits field selecting.	3		
	0x0:ASIC default setting			
	0x1:Raw packet(Start after preamble, begin with DA)			
	0x2:LLC packet0x3:Ipv4 Packet (Started from start of Ipv4 header)			
	0x4:ARP Packet (Started after Ethernet II EtherType 0x0806)			
	0x5:Ipv6 Packet (Started from start of Ipv6 header)			
	0x6:IP Payload(Started from IP payload, also means start of layer 4 packet)			

	0x7:L4 Payload (Started after TCP/UDP header, For ICMP, started at 4 bytes offset from ICMP header)	
FIELD_SELECTORn_OFFSET	Offset (byte)	8

The below table gives the default configuration of Field Selectors after ACL is initialized. Users can change it via API "rtk\_filter\_igrAcl\_field\_sel\_set".

Table 13. Default Field Selector Configuration

		•
	Type	Offset
Field Selector 0	Default (0x0)	0
Field Selector 1	Default (0x0)	0
Field Selector 2	IP_Payload (0x6)	12
Field Selector 3	Ipv6 (0x5)	10
Field Selector 4	Ipv6 (0x5)	8
Field Selector 5	Ipv4 (0x4)	0
Field Selector 6	Ipv4 (0x4)	8
Field Selector 7	Ipv6 (0x5)	0
Field Selector 8	Ipv6 (0x5)	6
Field Selector 9	Ipv6 (0x5)	26
Field Selector 10	Ipv6 (0x5)	24
Field Selector 11	Default (0x0)	0
Field Selector 12	Ipv4 (0x4)	6
Field Selector 13	IP_Payload (0x6)	0
Field Selector 14	IP_Payload (0x6)	2
Field Selector 15	Default (0x0)	0

Some other switch features also occupy some Field Selectors. The relationship between these features and Field Selectors are listed in below table.

Table 14. Switch Features and Field Selector.

Field	IGMP	ACL Range Check	DOS	RLDP	Valid Tag
Field Selector 0	О	О	О	О	
Field Selector 1		О	О	О	
Field Selector 2			О	О	
Field Selector 3				О	
Field Selector 4				О	
Field Selector 5			О	О	
Field Selector 6				O	
Field Selector 7					
Field Selector 8					
Field Selector 9					
Field Selector 10					
Field Selector 11					
Field Selector 12					
Field Selector 13					

Field Selector 14			
Field Selector 15			O

For example, if users use Field Selector 0 for their own usage, the switch can't recognize IGMP packet. That means switch can't trap IGMP packets to CPU or drop IGMP packets based on users' configuration.

If users need to use ACL and the switch feature in above table at the same time, the default Templates and Field Selectors configurations in API should be redefined to avoid the conflict.

Switch also supports "Care Tag" in ACL function. This function can be used for filtering some protocol or packet format with writing a protocol ID or packet content. For example, if users want to filter Ipv4 packet, he didn't writing a 0x0800 into a specified field. Just use care tag to specify the "Ipv4" into a rule. Check API "rtk\_filter\_igrAcl\_cfg\_add" for sample code. All the supported care tag types are listed as following. Please notice that the care tag type after "CARE\_TAG\_IPV6" will use Field Selector 15 for store packet type. If users want to use care tag type after "CARE\_TAG\_IPV6", please keep Field Selector 15 as default value.

Table 15. Care Tag List

Care Tag
CARE_TAG_CTAG
CARE_TAG_STAG
CARE_TAG_PPPOE
CARE_TAG_IPV4
CARE_TAG_IPV6
CARE_TAG_TCP
CARE_TAG_UDP
CARE_TAG_ARP
CARE_TAG_RSV1
CARE_TAG_RSV2
CARE_TAG_ICMP
CARE_TAG_IGMP
CARE_TAG_LLC
CARE_TAG_RSV3
CARE_TAG_HTTP
CARE_TAG_RSV4
CARE_TAG_RSV5
CARE_TAG_DHCP
CARE_TAG_DHCPV6
CARE_TAG_SNMP
CARE TAG OAM



## int32 rtk filter igrAcl init(void)

This API can initialize ACL and enable ACL function to all ports.

## Int32 rtk\_filter\_igrAcl\_template\_set(rtk\_filter\_template\_t \*aclTemplate)

This API can configure template. The parameter aclTemplate carries 8 field types for a specified template. Example:

```
/* Configure Template 2 as MAC_DA+MAC_SA+CTAG+STAG */
rtk_filter_template_t acltemp;
memset(&acltemp, 0x00, sizeof(rtk_filter_template_t));

acltemp.Index = 2;
acltemp.fieldType[0] = FILTER_FIELD_RAW_DMAC_15_0;
acltemp.fieldType[1] = FILTER_FIELD_RAW_DMAC_31_16;
acltemp.fieldType[2] = FILTER_FIELD_RAW_DMAC_47_32;
acltemp.fieldType[3] = FILTER_FIELD_RAW_SMAC_15_0;
acltemp.fieldType[4] = FILTER_FIELD_RAW_SMAC_31_16;
acltemp.fieldType[5] = FILTER_FIELD_RAW_SMAC_47_32;
acltemp.fieldType[6] = FILTER_FIELD_RAW_CTAG;
acltemp.fieldType[7] = FILTER_FIELD_RAW_STAG;
rtk_filter_igrAcl_template_set(&acltemp);
```

# int32 rtk\_filter\_igrAcl\_field\_add(rtk\_filter\_cfg\_t\* pFilter\_cfg,

# rtk\_filter\_field\_t\* pFilter\_field))

This API adds a comparison rule to an ACL configuration. The pointer *pFilter\_cfg* points to an ACL configuration structure, and this structure keeps multiple ACL comparison rules by means of linked list. The pointer *pFilter\_field* will be added to linked list kept by structure that *pFilter\_cfg* points to.

```
/*Add a destination MAC address 00-01-02-03-04-05 to ACL configuration*/
```



```
rtk filter field t *field;
rtk filter cfg t cfg ;
field = malloc(sizeof(rtk filter field t));
field->fieldType = FILTER FIELD DMAC;
field->filter pattern union.dmac.dataType = FILTER FIELD DATA MASK;
field->filter pattern union.dmac.value.octet[0] = 0;
field->filter pattern union.dmac.value.octet[1] = 0x01;
field->filter pattern union.dmac.value.octet[2] = 0x02;
field->filter pattern union.dmac.value.octet[3] = 0x03;
field->filter pattern union.dmac.value.octet[4] = 0x04;
field->filter pattern union.dmac.value.octet[5] = 0x05;
field->filter pattern union.dmac.mask.octet[0] = 0xFF;
field->filter pattern union.dmac.mask.octet[1] = 0xFF;
field->filter pattern union.dmac.mask.octet[2] = 0xFF;
field->filter pattern union.dmac.mask.octet[3] = 0xFF;
field->filter pattern union.dmac.mask.octet[4] = 0xFF;
field->filter pattern union.dmac.mask.octet[5] = 0xFF;
if ((retVal = rtk filter igrAcl field add(&cfg, field)) != RT_ERR_OK)
return retVal;
```

int32 rtk\_filter\_igrAcl\_cfg\_add(rtk\_filter\_id\_t filter\_id, rtk\_filter\_cfg\_t\*
pFilter\_cfg, rtk\_filter\_action\_t\* pFilter\_action, rtk\_filter\_number\_t
\*ruleNum)

This API can be used to add an ACL configuration to ASIC. The *filter\_id* means the start rule id in the 64 ACL rules used for this configuration. The pointer of *pFilter\_cfg* includes the data fields that needs to be filtered, the cared tag & frame types, and the active port mask. The return value of *ruleNum* means the rule number of the used ACL rules in this configuration.

### Example 1:

/\*ACL configuration that trap all packets with source IP 192.168.0.100,



```
destination IP 10.0.0.100, TCP with destination port number 0x8080
CPU. */
uint32 retVal, ruleNum;
rtk filter field t *field1, *field2, *field3;
rtk filter cfg t cfg;
rtk filter action t act;
/*Set CPU trap port to external interface 0*/
rtk cpu enable set(ENABLE);
rtk_cpu_tagPort_set(RTK EXT 0 MAC, CPU INSERT TO TRAPPING);
/* Reset Config & Action */
memset(&cfg, 0x00, sizeof(rtk filter cfg t));
memset(&act, 0x00, sizeof(rtk filter action t));
/*Add Source IP 192.168.0.100*/
field1= malloc(sizeof(rtk filter field t));
memset(field1, 0, sizeof(rtk filter field t));
field1->fieldType = FILTER FIELD IPV4 SIP;
field1->filter pattern union.sip.dataType = FILTER FIELD DATA MASK;
field1->filter pattern union.sip.value = 0xC0A80064;
field1->filter_pattern union.sip.mask
                                         = 0xFFFFFFF;
field1->next = NULL;
if ((retVal = rtk filter igrAcl field add(&cfg, field1)) != RT ERR OK)
return retVal;
/*Add Destination IP 10.0.0.100*/
field2 = malloc(sizeof(rtk filter field t));
memset(field2, 0, sizeof(rtk filter field t));
field2->fieldType = FILTER FIELD IPV4 DIP;
field2->filter pattern union.sip.dataType = FILTER FIELD DATA MASK;
field2->filter pattern union.dip.value = 0x0A000064;
field2->filter pattern union.dip.mask = 0xFFFFFFFF;
if ((retVal = rtk filter igrAcl field add(&cfg, field2)) != RT ERR OK)
return retVal;
/*Add TCP Port Number 0x8080*/
Field3= malloc(sizeof(rtk filter field t));
memset(field3, 0, sizeof(rtk filter field t));
field3->fieldType = FILTER FIELD TCP SPORT;
```



```
field3->filter pattern union.tcpSrcPort.dataType =
FILTER FIELD DATA MASK;
field3->filter pattern union.tcpSrcPort.value
                                                = 0x8080;
field3->filter pattern union.tcpSrcPort..mask = 0xFFFF;
if ((retVal = rtk filter igrAcl field add(&cfq, field3)) != RT ERR OK)
return retVal;
/*Set TCP to be cared tag and add all ports to active ports*/
RTK PORTMASK ALLPORT SET(cfg.activeport.value);
RTK PORTMASK ALLPORT SET(cfg.activeport.mask);
cfg.careTag.tagType[CARE TAG TCP].value = TRUE;
cfg.careTag.tagType[CARE TAG TCP].mask = TRUE;
cfg.invert = FALSE;
/*Set Action to trap-to-CPU*/
act.actEnable[FILTER ENACT TRAP CPU] = TRUE;
/*Add ACL configuration to ID 0*/
if ((retVal = rtk filter igrAcl cfg add(0, &cfg, &act, & ruleNum)) !=
RT ERR OK)
    return retVal;
```

# int32 rtk\_filter\_igrAcl\_cfg\_get(rtk\_filter\_id\_t filter\_id, rtk\_filter\_cfg\_raw\_t \*pFilter\_cfg, rtk\_filter\_action\_t \*pAction)

This API can get ACL rule configuration. The "rtk\_filter\_cfg\_raw\_t" data structure is as following:

```
typedef struct
{
    rtk_filter_field_raw_t
    dataFieldRaw[RTK_FILTER_RAW_FIELD_NUMBEER];
    rtk_filter_field_raw_t
    careFieldRaw[RTK_FILTER_RAW_FIELD_NUMBEER];
    rtk_filter_field_type_raw_t fieldRawType[RTK_FILTER_RAW_FIELD_NUMBEER];
    rtk_filter_care_tag_t careTag;
```



```
rtk_filter_value_t activeport;

rtk_filter_invert_t invert;

rtk_enable_t valid;
} rtk_filter_cfg_raw_t;
```

The parameter "dataFieldRaw" means the data fields of this ACL rule, and "careFieldRaw" means the mask fields of this ACL rule. The definition of the data fields are in the parameter "fieldRawType", and the following is the define macro.

```
Typedef enum rtk filter field type raw e
    FILTER FIELD RAW DMAC 47 32 = 0,
    FILTER FIELD RAW DMAC 31 16,
   FILTER FIELD RAW DMAC 15 0,
    FILTER FIELD RAW SMAC 47 32,
    FILTER FIELD RAW SMAC 31 16,
    FILTER FIELD RAW SMAC 15 0,
    FILTER FIELD RAW ETHERTYPE,
   FILTER FIELD RAW CTAG,
    FILTER FIELD RAW STAG,
    FILTER FIELD RAW IPV4_SIP_31_16,
    FILTER FIELD RAW IPV4 SIP 15 0,
    FILTER FIELD RAW IPV4 DIP 31 16,
    FILTER FIELD RAW IPV4 DIP 15 0,
    FILTER FIELD RAW IPV4 TOS PROTOCOL,
    FILTER FIELD RAW IPV4 FLAG OFFSET,
    FILTER FIELD RAW TCP SPORT,
    FILTER FIELD RAW TCP DPORT,
    FILTER_FIELD_RAW_TCP_FLAG,
    FILTER FIELD RAW UDP SPORT,
    FILTER FIELD RAW UDP DPORT,
    FILTER FIELD RAW ICMP CODE TYPE,
    FILTER FIELD RAW IGMP TYPE,
    FILTER_FIELD_RAW_IPV6_SIP_15_0,
    FILTER FIELD RAW IPV6 SIP 31 16,
    FILTER FIELD RAW IPV6 SIP 47 32,
    FILTER_FIELD_RAW_IPV6_SIP_63_48,
```



```
FILTER_FIELD_RAW_IPV6_SIP_79_64,

FILTER_FIELD_RAW_IPV6_SIP_95_80,

FILTER_FIELD_RAW_IPV6_SIP_111_96,

FILTER_FIELD_RAW_IPV6_SIP_127_112,

FILTER_FIELD_RAW_IPV6_DIP_15_0,

FILTER_FIELD_RAW_IPV6_DIP_31_16,

FILTER_FIELD_RAW_IPV6_DIP_47_32,

FILTER_FIELD_RAW_IPV6_DIP_63_48,

FILTER_FIELD_RAW_IPV6_DIP_95_80,

FILTER_FIELD_RAW_IPV6_DIP_95_80,

FILTER_FIELD_RAW_IPV6_DIP_111_96,

FILTER_FIELD_RAW_IPV6_DIP_127_112,

FILTER_FIELD_RAW_IPV6_DIP_127_112,

FILTER_FIELD_RAW_IPV6_TRAFFIC_CLASS_NEXT_HEADER,

FILTER_FIELD_RAW_MAX,

} rtk_filter_field_type_raw_t;
```

### Example:

```
/* Get ACL configuration from ID 0 */
rtk_filter_cfg_raw_t cfg;
rtk_filter_action_t act;

if ((retVal = rtk_filter_igrAcl_cfg_get(0, &cfg, &act)) != RT_ERR_OK)
    return retVal;
```

# int32 rtk\_filter\_igrAcl\_cfg\_del(rtk\_filter\_id\_t filter\_id)

This API is used to delete an ACL configuration with dedicated ACL rule ID.

```
/*Delete ACL configuration with rule ID 0*/
if ((retVal = rtk_filter_igrAcl_cfg_del(0)) != RT_ERR_OK)
    return retVal;
```



# int32 rtk\_filter\_igrAcl\_state\_set(rtk\_filter\_port\_t port, rtk\_filter\_state\_t state)

This API can enable/disable ACL function to a dedicated port.

### Example:

```
/*Enable ACL function to Port 0, and disable ACL function to Port 1*/
if ((retVal = rtk_filter_igrAcl_state_set(UTP_PORT0,ENABLED)) !=
RT_ERR_OK)
return retVal;
if ((retVal = rtk_filter_igrAcl_state_set(UTP_PORT1,DISABLED)) !=
RT_ERR_OK)
return retVal;
```

# int32 rtk\_filter\_igrAcl\_field\_sel\_set(rtk\_uint32 index, rtk\_field\_sel\_t format, rtk\_uint32 offset)

This API can configure field selector. System support 16 user defined field selectors. Each selector can be enabled or disable. Using 16-bits in many predefined standard 12/13/14 payload.

### Example:

```
/ * Set Field Selector index 4 as Ipv4, offset = 6 bytes */
if((retVal=rtk_filter_igrAcl_field_sel_set(4, FORMAT_IPV4, 6))!=
RT_ERR_OK)
   return revVal
```

# int32 rtk\_filter\_iprange\_set(rtk\_uint32 index, rtk\_filter\_iprange\_t type, ipaddr\_t upperIp, ipaddr\_t lowerIp)

This API is used to Set IP Range check. By setting one or multiple IP Range check entries and reference them via an ACL rule, the rule can check all IP address between lower bound and upper bound.



```
ret val ;
    rtk api ret t
    rtk filter field t
                            field1;
   rtk filter cfg t
                            cfg;
   rtk filter action t
                            act;
   rtk uint32
                            ruleNum;
   ipaddr t
                            lowerip, upperip;
   if ((ret val = rtk filter igrAcl init()) != RT ERR OK)
        return ret val;
   lowerip = 0 \times 01020304; /* 1.2.3.4 */
   upperip = 0 \times 05060708; /* 5.6.7.8 */
  if ((ret val = rtk filter iprange set(2, IPRANGE IPV4 SIP, upperip,
lowerip)) != RT ERR OK)
      return ret val;
   memset(&cfg, 0x00, sizeof(rtk filter cfg t));
   memset(&act, 0x00, sizeof(rtk filter action t));
   memset(&field1, 0x00, sizeof(rtk filter field t));
   field1.fieldType = FILTER FIELD IP RANGE;
    field1.filter pattern union.inData.dataType = FILTER FIELD DATA MASK;
    field1.filter pattern union.inData.value = 0x0004;/* IP Range index 2
   field1.filter pattern union.inData.mask = 0xFFFF;
   if ((ret val = rtk filter igrAcl field add(&cfg, &field1)) !=
RT ERR OK)
        return ret val;
   RTK_PORTMASK_ALLPORT_SET(cfg.activeport.value);
   RTK PORTMASK ALLPORT SET(cfg.activeport.mask);
   cfg.invert = FALSE;
    act.actEnable[FILTER ENACT DROP] = TRUE;
   if ((ret val = rtk filter igrAcl cfg add(0, &cfg, &act, &ruleNum)) !=
RT ERR OK)
        return ret val;
```



# int32 rtk\_filter\_vidrange\_set(rtk\_uint32 index, rtk\_filter\_vidrange\_t type, rtk\_uint32 upperVid, rtk\_uint32 lowerVid)

This API is used to Set VID Range check. By setting one or multiple VID Range check entries and reference them via an ACL rule, the rule can check all VID between lower bound and upper bound.

```
rtk api ret t
                            ret val ;
    rtk filter field t
                            field1;
    rtk filter cfg t
                            cfg;
    rtk filter action t
                            act;
    rtk uint32
                            ruleNum;
    rtk uint32
                            lowervid, uppervid;
    if ((ret val = rtk filter igrAcl init()) != RT ERR OK)
        return ret val;
    lowervid = 100;
    uppervid = 200;
    if ((ret val = rtk filter vidrange set(2, VIDRANGE CVID, uppervid,
lowervid)) != RT ERR OK)
        return ret val;
    memset(&cfq, 0x00, sizeof(rtk filter cfg t));
    memset(&act, 0x00, sizeof(rtk filter action t));
   memset(&field1, 0x00, sizeof(rtk filter field t));
    field1.fieldType = FILTER FIELD VID RANGE;
    field1.filter_pattern_union.inData.dataType = FILTER_FIELD_DATA_MASK;
    field1.filter pattern union.inData.value = 0x0004;/* VID Range index 2
*/
    field1.filter pattern union.inData.mask = 0xFFFF;
    if ((ret val = rtk filter igrAcl field add(&cfg, &field1)) !=
RT ERR OK)
        return ret_val;
    RTK_PORTMASK_ALLPORT_SET(cfg.activeport.value);
```



```
RTK_PORTMASK_ALLPORT_SET(cfg.activeport.mask);
    cfg.invert = FALSE;

    act.actEnable[FILTER_ENACT_DROP] = TRUE;
    if ((ret_val = rtk_filter_igrAcl_cfg_add(0, &cfg, &act, &ruleNum)) !=
RT_ERR_OK)
    return ret_val;
```

# int32 rtk\_filter\_portrange\_set(rtk\_uint32 index, rtk\_filter\_vidrange\_t type, rtk\_uint32 upperPort, rtk\_uint32 lowerPort)

This API is used to Set Port Range check. By setting one or multiple Port Range check entries and reference them via an ACL rule, the rule can check all L4 source or destination port between lower bound and upper bound.

```
rtk api ret t
                            ret val ;
    rtk filter field t
                            field1;
    rtk filter cfg t
                            cfg;
    rtk filter action t
                            act;
    rtk uint32
                            ruleNum;
    rtk uint32
                            lowerport, upperport;
    if ((ret val = rtk filter igrAcl init()) != RT ERR OK)
        return ret val;
    lowerport = 100;
    upperport = 200;
    if ((ret val = rtk filter portrange set(2, PORTRANGE DPORT, upperport,
lowerport)) != RT_ERR_OK)
        return ret val;
   memset(&cfg, 0x00, sizeof(rtk filter cfg t));
   memset(&act, 0x00, sizeof(rtk_filter_action_t));
   memset(&field1, 0x00, sizeof(rtk filter field t));
    field1.fieldType = FILTER_FIELD_PORT_RANGE;
```



```
field1.filter_pattern_union.inData.dataType = FILTER_FIELD_DATA_MASK;
    field1.filter_pattern_union.inData.value = 0x0004;/* Port Range index
2 */
    field1.filter_pattern_union.inData.mask = 0xFFFF;

if ((ret_val = rtk_filter_igrAcl_field_add(&cfg, &field1)) !=
RT_ERR_OK)
    return ret_val;

RTK_PORTMASK_ALLPORT_SET(cfg.activeport.value);
RTK_PORTMASK_ALLPORT_SET(cfg.activeport.mask);
cfg.invert = FALSE;

act.actEnable[FILTER_ENACT_DROP] = TRUE;
if ((ret_val = rtk_filter_igrAcl_cfg_add(0, &cfg, &act, &ruleNum)) !=
RT_ERR_OK)
    return ret_val;
```



## 4.18. EEE

In switch, IEEE 802.3az Energy Efficient Ethernet (EEE) is supported. Users can use the following APIs to initialize EEE and enable/disable per port EEE function.

## Int32 rtk\_eee\_init(void)

The API can initialize EEE.

# Int32 rtk\_eee\_portEnable\_set(rtk\_port\_t port, rtk\_enable\_t enable)

This API can be used to enable EEE function per port.

```
/*Enable EEE on switch */
/*Initialize EEE status*/
rtk_eee_init();

/*Enable EEE on Port 0 to Port 4*/
rtk_eee_portEnable_set(UTP_PORT0,ENABLED);
rtk_eee_portEnable_set(UTP_PORT1,ENABLED);
rtk_eee_portEnable_set(UTP_PORT2,ENABLED);
rtk_eee_portEnable_set(UTP_PORT3,ENABLED);
rtk_eee_portEnable_set(UTP_PORT4,ENABLED);
```



## 4.19. 802.1X

802.1X is an IEEE standard for media-level access control, offering the capability to permit or deny network connectivity, control VLAN access and apply traffic policy, based on user or machine identity.

In switch, hardware can trap 802.1X EAPOL packets to CPU to process authentication from LAN side. After authentication, CPU can set a port to authenticated/ un-authenticated port or a MAC to authenticated/ un-authenticated MAC. Besides, CPU can assign the un-authenticated action of port or MAC.

# Int32 rtk\_dot1x\_eapolFrame2CpuEnable\_set(rtk\_enable\_t enable)

The API is used to enable the functionality of trap EAPOL frames to CPU.

# Int32 rtk\_dot1x\_portBasedEnable\_set(rtk\_port\_t port, rtk\_enable\_t enable)

The API can set the port-based 802.1X ability. If a port is 802.1x port based network access control "enabled", it should be authenticated and packets from that port won't be dropped or trapped to CPU.

# Int32 rtk\_dot1x\_portBasedAuthStatus\_set(rtk\_port\_t port,

rtk\_dot1x\_auth\_status\_t port\_auth)

When the port-based 802.1X ability is enabled, the API is used to set the authentication status of the port.

# Int32 rtk\_dot1x\_portBasedDirection\_set(rtk\_port\_t port,

rtk\_dot1x\_direction\_t port\_direction)

The API is used to set operational direction of 802.1x port-based network access control.






Figure 10. 802.1x Direction Configuration

### DIR IN:

• Only drop ingress packet if the port is not authenticated. The port still can transmit packet received from other ports. In above figure, PC3 still can transmit packet to PC1.

### DIR BOTH:

• Both ingress & egress packet are forbidden on the unauthenticated port. In above figure, PC3 can't transmit packet to PC1.

# Int32 rtk\_dot1x\_unauthPacketOper\_set(rtk\_port\_t port,

# rtk\_dot1x\_unauth\_action\_t unauth\_action)

The API is used to set un-authentication action of 802.1x port-based network access control.

```
/* Set EXT port 0 to CPU without proprietary tag inserting but trap
packets*/
rtk_cpu_insert_t mode;
mode = CPU_INSERT_TO_TRAPPING;
rtk_cpu_enable_set(ENABLE);
rtk_cpu_tagPort_set(EXT_PORTO, mode);
/*Enable trap-EAPOL-to-CPU */
```



```
rtk dot1x eapolFrame2CpuEnable set(ENABLED);
/*Set Port 0 to Port 3 un-auth action to drop */
rtk dot1x unauthPacketOper set(UTP PORTO, DOT1X ACTION DROP);
rtk dot1x unauthPacketOper set(UTP PORT1, DOT1X ACTION DROP);
rtk dot1x unauthPacketOper set(UTP PORT2, DOT1X ACTION DROP);
rtk dot1x unauthPacketOper set(UTP PORT3, DOT1X ACTION DROP);
/*Set Port 0 to Port 3 to enable 802.1X ability and set port status to
un-authentication */
rtk dot1x portBasedEnable set(UTP PORTO, ENABLED);
rtk dot1x portBasedAuthStatus set(UTP PORTO, UNAUTH);
rtk dot1x portBasedEnable set(UTP PORT1, ENABLED);
rtk dot1x portBasedAuthStatus set(UTP PORT1, UNAUTH);
rtk dot1x portBasedEnable set(UTP PORT2, ENABLED);
rtk dot1x portBasedAuthStatus set(UTP PORT2, UNAUTH);
rtk dot1x portBasedEnable set(UTP PORT3, ENABLED);
rtk dot1x portBasedAuthStatus set(UTP PORT3, UNAUTH);
/*After Port0 is passed the authentication process, set Port 0 to auth
state and assign the direction to IN*/
rtk dot1x portBasedAuthStatus set(UTP PORTO, AUTH);
rtk dot1x portBasedDirection set((UTP PORTO, IN);
```



### 4.20. Share Meter

Switch supports 32 share meters for rate control setup. The share meters can be assigned to ACL policing, storm control and queue APR control functions.

There are 2 types of meter: rate-based and packet-based. Each meter can be configured to be one of these 2 types. The granularity of rate-based share meter is 8 kbps, and the setup range is 8kbps to 1Gbps. The setup rage of packet-based share meter is from 1 packet/s to 524,287 packet/s.

The bucket size of each share meter can be configured.

Int32 rtk\_rate\_shareMeter\_set(rtk\_meter\_id\_t index, rtk\_meter\_type\_t type, rtk\_rate\_t rate, rtk\_enable\_t ifg\_include)

### Example:

```
/* Setup share meter index 10 as rate-based with 256K and exclude ifg*/
if(RT_ERR_OK != rtk_rate_shareMeter_set(10, METER_TYPE_KBPS, 256,
DISABLE))
    return RT_ERR_FAILED;

/* Setup share meter index 20 as packet-based with 100 packet/s */
if(RT_ERR_OK != rtk_rate_shareMeter_set(20, METER_TYPE_PPS, 100,
DISABLE))
    return RT_ERR_FAILED;
```

int32 rtk\_rate\_shareMeter\_get(rtk\_meter\_id\_t index, rtk\_meter\_type\_t
\*pType, rtk\_rate\_t \*pRate, rtk\_enable\_t \*pIfg\_include)

```
/*Get meter index 10 type, rate and inter-frame-gap ability*/
rtk_meter_type_t type;
```



```
rtk_rate_t rate;
rtk_enable_t ifg;

if(RT_ERR_OK != rtk_rate_shareMeter_get(10, &type, &rate, &ifg))
    return RT_ERR_FAILED;
```

# int32 rtk\_rate\_shareMeterBucket\_set(rtk\_meter\_id\_t index, rtk\_uint32

# bucket\_size)

#### Example:

```
/*Set Bucket size of meter index 10 to 65535 bytes*/
if(RT_ERR_OK != rtk_rate_shareMeterBucket_set(10, 65535))
    return RT_ERR_FAILED;
```

# int32 rtk\_rate\_shareMeterBucket\_get(rtk\_meter\_id\_t index, rtk\_uint32 \*pBucket\_size)

```
/*Get Bucket size of meter index 10 */
if(RT_ERR_OK != rtk_rate_shareMeterBucket_get(10, &size))
    return RT_ERR_FAILED;
```



#### 4.21. IGMP

Switch supports H/W IGMP/MLD snooping with maximum 256 groups without extra software effort. These multicast groups are learned and aged out automatically. For those packets of known multicast group, switch would forward them according to the group membership it learned.

IGMPv1/v2/v3 and MLDv1/v2 are supported. The Ipv4 multicast data packets are forwarded per group IP. Ipv6 multicast data packets are forwarded per destination MAC. That is, those Ipv6 multicast groups shares the same destination MAC will be treated as the same group. This is called address ambiguity.

Some reserved range IP addresses will always be flooded to all ports by default. If IGMP or MLD report message request to join these groups, this request will be ignored silently. These default reserved IP addresses are:

Ipv4: 224.0.0.0 ~ 224.0.0.255

Ipv6: 33:33:00:00:00:00 ~ 33:33:00:00:00:FF

User can specify "Static Router Ports" via API. With this configuration, users can force ports to act as a real router port. All Report and Leave messages would be forward to "Static Router ports" just like "Dynamic Router Ports"

Even IGMPv3 and MLDv2 are supported by H/W IGMP Snooping. However, source filtering feature of IGMPv3 and MLDv2 is not supported. That is, when switch receives an IGMPv3 or MLDv2 report massage, it simply joins the receiving port into specified multicast group.

## Int32 rtk\_igmp\_init(void)

The API initialize IGMP/MLD snooping module and configure IGMP/MLD protocol action as following

IGMPv1: H/W process

IGMPv2: H/W process

IGMPv3: Flooding without process

MLDv1: H/W process

MLDv2: Flooding without process.

Fast Leave: Enabled

Dynamic router port learning: Disabled



#### Example:

```
/*Initialize H/W IGMP function*/
if(RT_ERR_OK != rtk_igmp_init())
    return RT_ERR_FAILED;
```

# int32 rtk\_igmp\_state\_set(rtk\_enable\_t enabled)

#### Example:

```
/* Enable H/W IGMP function*/
if(RT_ERR_OK != rtk_igmp_state_set(ENABLED))
    return RT_ERR_FAILED;

/* Disable H/W IGMP function*/
if(RT_ERR_OK != rtk_igmp_state_set(DISABLED))
    return RT_ERR_FAILED;
```

# int32 rtk\_igmp\_state\_get(rtk\_enable\_t \*pEnabled)

#### Example:

```
/* Get current state of H/W IGMP function*/
rtk_enable_t enabled;

if(RT_ERR_OK != rtk_igmp_state_get(&enabled))
    return RT_ERR_FAILED;
```

# int32 rtk\_igmp\_static\_router\_port\_set(rtk\_portmask\_t \*pPortmask)

```
/* Set Port 0 and Port 2 as static router port */
rtk_portmask_t portmask;
```



```
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT0);

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT2);

if(RT_ERR_OK != rtk_igmp_static_router_port_set(&portmask))

return RT_ERR_FAILED;
```

## int32 rtk\_igmp\_static\_router\_port\_get(rtk\_portmask\_t \*pPortmask)

#### Example:

```
/* Get current static router port configuration */
rtk_portmask_t port_mask;

if(RT_ERR_OK != rtk_igmp_static_router_port_get(&portmask))
    return RT_ERR_FAILED;
```

# int32 rtk\_igmp\_protocol\_set(rtk\_port\_t port, rtk\_igmp\_protocol\_t protocol, rtk\_trap\_igmp\_action\_t action)

The API is used to set per port configuration of IGMP/MLD packet action.

```
/* Set UTP Port 0 IGMP v1/v2 supported by H/W. IGMPv3 is flooding. MLDv1
MLDv2 is dropped.*/

rtk_igmp_protocol_set(UTP_PORT0, PROTOCOL_IGMPv1, IGMP_ACTION_ASIC);
rtk_igmp_protocol_set(UTP_PORT0, PROTOCOL_IGMPv2, IGMP_ACTION_ASIC);
rtk_igmp_protocol_set(UTP_PORT0, PROTOCOL_IGMPv3, IGMP_ACTION_FORWARD);
rtk_igmp_protocol_set(UTP_PORT0, PROTOCOL_MLDv1, IGMP_ACTION_DROP);
rtk_igmp_protocol_set(UTP_PORT0, PROTOCOL_MLDv2, IGMP_ACTION_DROP);
```



# rtk\_igmp\_protocol\_get(rtk\_port\_t port, rtk\_igmp\_protocol\_t protocol, rtk\_trap\_igmp\_action\_t \*pAction)

The API is used to get per port configuration of IGMP/MLD packet action.

#### Example:

```
/* Get IGMP v1 action at Port 0 */
rtk_trap_igmp_action_t action;

if(RT_ERR_OK != rtk_igmp_protocol_get(UTP_PORT0, PROTOCOL_IGMPv1,
&action))
    return RT_ERR_FAILED;
```

# rtk\_api\_ret\_t rtk\_igmp\_fastLeave\_set(rtk\_enable\_t state)

The API is used to set IGMP/MLD Fast Leave state. If users specify this function as "ENABLED", the port membership will be removed immediately when a Leave packet is received.

#### Example:

```
/* Enabled Fast Leave */
if(RT_ERR_OK != rtk_igmp_fastLeave_set(ENABLED))
    return RT_ERR_FAILED;
```

# rtk\_api\_ret\_t rtk\_igmp\_fastLeave\_get(rtk\_enable\_t \*pState)

The API is used to get IGMP/MLD Fast Leave state.

```
/* Get Fast Leave state */
rtk_enable_t state;

if(RT_ERR_OK != rtk_igmp_fastLeave_get(&state))
    return RT_ERR_FAILED;
```



## rtk\_api\_ret\_t rtk\_igmp\_maxGroup\_set(rtk\_port\_t port, rtk\_uint32 group)

The API is used to set per port multicast group learning limit..

#### Example:

```
/* Set port 0 maximum group to 50 */
if(RT_ERR_OK != rtk_igmp_maxGroup_set(UTP_PORT0, 50))
    return RT_ERR_FAILED;
```

# rtk\_api\_ret\_t rtk\_igmp\_maxGroup\_get(rtk\_port\_t port, rtk\_uint32 \*pGroup)

The API is used to get per port multicast group learning limit.

#### Example:

```
/* get port 0 maximum group limitation */
rtk_uint32 group;

if(RT_ERR_OK != rtk_igmp_maxGroup_get(UTP_PORT0, &group))
   return RT_ERR_FAILED;
```

# rtk\_api\_ret\_t rtk\_igmp\_currentGroup\_get(rtk\_port\_t port, rtk\_uint32 \*pGroup)

The API is used to get per port current multicast group count

```
/* get port 0 current group number */
rtk_uint32 group;
if(RT_ERR_OK != rtk_igmp_currentGroup_get(UTP_PORT0, &group))
```



return RT\_ERR\_FAILED;

# Realtek CONFIDENTIAL CONFIDENTIAL FOR UTT



# 5. Application

### 5.1. Wireless Router

In this application, one WAN port and four LAN ports are defined by VLAN partition while CPU port overlapped with all the other ports. Let UTP\_PORT0 to be WAN port, UTP\_PORT0 ~ UTP\_PORT4 to be LAN ports and EXT\_PORT0 to be CPU port. UTP\_PORT0 and EXT\_PORT0 are in VLAN 1 while UTP\_PORT0 ~ UTP\_PORT4 and EXT\_PORT0 in VLAN 2. CPU can use VLAN tag in packets to parser the packet is from LAN or WAN. LEDs are assigned to P0~P4, and use group 0&1.




Figure 11. Wireless Router Application Diagram

#### Example codes:

```
/* Initial Chip */
  rtk_switch_init();

/* Enable LED Group 0&1 from P0 to P4 */
  rtk_portmask_t portmask;

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT0);

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT1);

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT2);

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT3);

RTK_PORTMASK_PORT_SET(portmask, UTP_PORT3);
```



```
rtk led enable set(LED GROUP 0, &portmask);
rtk led enable set(LED GROUP 1, &portmask);
/* initialize VLAN */
rtk vlan init();
/*
all the ports are in the default VLAN 1 after VLAN initialized, modify it
as follows:
VLAN1 member : UTP PORTO, EXT PORTO with fid 1 ;
VLAN2 member : UTP PORT1~UTP PORT4, EXT PORT0 with fid 2
* /
rtk portmask t mbrmsk;
rtk portmask t untagmsk;
RTK PORTMASK CLEAR (mbrmsk);
RTK PORTMASK PORT SET (mbrmsk, UTP PORT0);
RTK PORTMASK PORT SET (mbrmsk, EXT PORT0);
RTK PORTMASK CLEAR (untagmask);
RTK PORTMASK PORT SET (untagmsk, UTP PORT0);
rtk vlan set(1, mbrmsk, untagmsk, 1);
RTK PORTMASK CLEAR (mbrmsk);
RTK PORTMASK PORT SET (mbrmsk, UTP PORT1);
RTK PORTMASK PORT SET (mbrmsk, UTP PORT2);
RTK PORTMASK PORT SET (mbrmsk, UTP PORT3);
RTK PORTMASK PORT SET (mbrmsk, UTP PORT4);
RTK PORTMASK PORT SET (mbrmsk, EXT PORT0);
RTK PORTMASK CLEAR (untagmask);
RTK PORTMASK PORT SET(untagmsk, UTP PORT0);
RTK PORTMASK PORT SET (untagmsk, UTP PORT1);
RTK PORTMASK PORT SET(untagmsk, UTP PORT2);
RTK PORTMASK PORT SET(untagmsk, UTP PORT3);
rtk vlan set(2,mbrmsk, untagmsk, 2);
/* set PVID for each port */
rtk_vlan_portPvid_set(UTP_PORT0, 1, 0);
rtk vlan portPvid set(UTP PORT1, 2, 0);
rtk vlan portPvid set(UTP PORT2, 2, 0);
rtk vlan portPvid set(UTP PORT3, 2, 0);
```



```
rtk_vlan_portPvid_set(UTP_PORT4, 2, 0);
rtk_vlan_portPvid_set(EXT_PORT0, 2, 0);
```

#### 5.2. XDSL Modem

In this application, CPU and switch form a XDSL modem. All the ports of switch are LAN ports while WAN port is on CPU. Let EXT\_PORT0 to be CPU port and CPU connects with EXT\_PORT0 through MII port. Suppose the CPU worked with switch has set its MII port as MAC mode. Packets with internal IP address will be transmitted to WAN port with translated IP address and layer4 port. LEDs are assigned to UTP\_PORT0~UTP\_PORT4, and use group 0&1.




Figure 12. XDSL Modem Application Diagram

Example codes:



```
/* Initial Chip */
rtk_switch_init();

/* Enable LED Group 0&1 from UTP_PORT0 to UTP_PORT4 */
rtk_portmask_t portmask
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT0);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT1);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT2);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT3);
RTK_PORTMASK_PORT_SET(portmask, UTP_PORT4);
rtk_led_enable_set(LED_GROUP_0, &portmask);
rtk_led_enable_set(LED_GROUP_1, &portmask);
/* set port 5 as CPU port */
rtk_cpu_enable_set(ENABLE);
rtk_cpu_tagPort_set(EXT_PORT0, CPU_INSERT_TO_ALL);
```



# 6. Port Number in switch

# 6.1. Ports Mapping

The port mapping (include UTP port and Extension port) of all supported chip module is listed as following:

**Table 16. Port Mapping For UTP and Ext Port.** 

Port ID in API	UTP_PORT0	UTP_PORT1	UTP_PORT2	UTP_PORT3	UTP_PORT4	UTP_PORT5	UTP_PORT6	UTP_PORT7
RTL8363NB		V(LAN1)		V(LAN2)				
RTL8364NB		V(LAN1)		V(LAN2)				
RTL8365MB-VC	V	V	V	V				
RTL8367RB-VB	V	V	V	V	V			
RTL8367SB	V	V	V	V	V			
RTL8367S	V	V	V	V	V			
RTL8366SC	V	V	V	V				
RTL8363SC			V	V				
RTL8370MB	V	V	V	V	V	V	V	V
RTL8310SR	V	V	V	V	V	V	V	V
RTL8363NB-VB		V(LAN1)		V(LAN2)				
RTL8364NB-VB		V(LAN1)		V(LAN2)				
RTL8363SC-VB			V	V				

Port ID in API	EXT_PORT0(GMAC1)	EXT_PORT1(GMAC2)
RTL8363NB	MII / TMII / RMII / RGMII	Exti_i Okti(GMIte2)
KILOSOSIND	,	
	SGMII / High-SGMII	
RTL8364NB	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
	SGMII / High-SGMII	
RTL8365MB-VC	MII / TMII / RMII / RGMII	
RTL8367RB-VB	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
RTL8367SB	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
	SGMII / High-SGMII	
RTL8367S	SGMII / High-SGMII	MII / TMII / RMII / RGMII
RTL8366SC	SGMII / High-SGMII	MII / TMII / RMII / RGMII
RTL8363SC	SGMII / High-SGMII	
RTL8370MB	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
	SGMII	SGMII / High-SGMII
RTL8310SR	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
	SGMII	
RTL8363NB-VB	MII / TMII / RMII / RGMII	
	SGMII / High-SGMII	
RTL8364NB-VB	MII / TMII / RMII / RGMII	MII / TMII / RMII / RGMII
	SGMII / High-SGMII	
RTL8363SC-VB	SGMII / High-SGMII	