


# RK3568\_F (DDR PHY)


DDR4	LPDDR4	DDR3	LPDDR3	DDR4	LPDDR4	DDR3	LPDDR3	
/ DDR4 DQL0 A	/ LPDDR4 DQ0 A	/ DDR3 DQ0	/ LPDDR3 DQ15	DDR4 A0	/ LPDDR4 CLKP_B	/ DDR3 A9		
/ DDR4 DQL2 A / DDR4 DQL4 A / DDR4 DQL6 A	/ LPDDR4 DQ1 A / LPDDR4 DQ2 A / LPDDR4 DQ3 A	/ DDR3 DQ1 / DDR3 DQ2 / DDR3 DQ3	/ LPDDR3 DQ14 / LPDDR3 DQ10 / LPDDR3 DQ9	DDR4 A1 DDR4 A2 DDR4 A3	/ LPDDR4_A1_A	/ DDR3 A2 / DDR3 A4 / DDR3 A3	/ LPDDR3 A6 / / /	
DDR4 DQL6 A DDR4 DQL7 A	/ LPDDR4 DQ3 A / LPDDR4 DQ4 A	/ DDR3_DQ3 / DDR3_DQ4		DDR4_A3	/ LPDDR4 A1 A / LPDDR4 CKE1 A	/ DDR3_A3	/ /	
DDR4 DQL5 A DDR4 DQL3 A	/ LPDDR4 DQ5 A	/ DDR3 DQ5	/ LPDDR3 DQ13 / LPDDR3 DQ12 / LPDDR3 DQ8 / LPDDR3 DQ11	DDR4_A4	/ LPDDR4_A3_B	/ DDR3_BA1	/ LPDDR3_A3 /	
DDR4 DQL3 A DDR4 DQL1 A	/ LPDDR4 DQ6 A	/ DDR3 DQ6	/ LPDDR3_DQ8 / LPDDR3_DQ11	DDR4_A5	/ LPDDR4 A3 B / LPDDR4 A5 B / LPDDR4 A1 B	/ DDR3_A11 / DDR3_A13	/ LPDDR3 A2 /	
	7 22 22 24 25 27 27	7 2213 241		DDR4 A5 DDR4 A6 DDR4 A7	/ LPDDR4 ODT0 CA B	/ DDR3_A11 / DDR3_A13 / DDR3_A8	/ LPDDR3 A1 / / /	
DDR4 DML A	/ LPDDR4 DM0 A	/ DDR3_DM0	/ LPDDR3 DM1		/ LPDDR4 ODT0 CA A			
DDR4 DQSL P A	/ LPDDR4_DQS0P_A	/ DDR3_DQS0P	/ LPDDR3_DQS1P	DDR4_A9	/ LPDDR4 CLKN B	/ DDR3_A5	/ LPDDR3_A9 /	
DDR4 DQSL N A	/ LPDDR4 DQS0N A	/ DDR3 DQSUN	/ LPDDR3 DQS1N	DDR4_A8 DDR4_A9 DDR4_A10 DDR4_A11	/ LPDDR4 CKE0 B / LPDDR4 A0 A	/ DDR3 A6 / DDR3 A5 / DDR3 A10 / DDR3 A7	/ LPDDR3_A8 /	
DDR4 DQU3 A	/ LPDDR4 DQ8 A	/ DDR3 DQ8	/ LPDDR3 DQ25	DDR4 A12	/ LPDDR4 A3 A	/ nnp2 px2		
DDR4 DOUL A	/ LPDDR4 DO9 A	/ DDR3 DQ9	/ LPDDR3 DO24	DDR4 A13	/ I.PDDR4 AO R	/ DDR3_BA2 / DDR3_A14	/ LPDDR3 A0 /	
DDR4 DQU7 A DDR4 DQU5 A	/ LPDDR4 DQ10 A / LPDDR4 DQ11 A	/ DDR3 DQ10 / DDR3 DQ11	/ LPDDR3 DQ28 / LPDDR3 DQ29	DDR4 A14 WEn DDR4 A15 CASn	/ LPDDR4 A4 A / LPDDR4 A2 A	/ DDR3 A14 / DDR3 A15 / DDR3 A0	/ LPDDR3_A5 /	
DDR4 DQU2 A	/ IDDDD / DO10 3	/ DDR3_DQ12	/ LPDDR3 DQ26				//_	
DDR4 DQU2 A DDR4 DQU4 A DDR4 DQU6 A	/ LPDDR4 DQ12 A / LPDDR4 DQ13 A / LPDDR4 DQ14 A	/ DDR3_DQ13 / DDR3_D014	/ LPDDR3 DQ26 / LPDDR3 DQ31 / LPDDR3 DQ30	DDR4 A16 RASn DDR4 ACTn	/ LPDDR4 A5 A / LPDDR4 CKE1 B	/ DDR3_RASn / DDR3_CASn	/ LPDDR3_A7 / / /	
DDR4 DQU0 A	/ LPDDR4_DQ15_A		/ LPDDR3_DQ27	DDR4 BAO	/ LPDDR4 A2 B	/ DDR3_A1 / DDR3_A12	···/·	
DDR4_DMU_A	/ LPDDR4_DM1_A	/ DDR3_DM1	/ LPDDR3_DM3	DDR4 BA1	/ LPDDR4 A4 B	/ DDR3_A12	/ LPDDR3 A4 /	
				DDR4_BG0	/ LPDDR4 ODT1 CA B	/ DDR3 WEn	//-	
DDR4 DQSU P A DDR4 DQSU N A	/ LPDDR4 DQS1P A / LPDDR4 DQS1N A	/ DDR3 DQS1P / DDR3 DOS1N	/ LPDDR3_DQS3P / LPDDR3_DOS3N	DDR4 BG1 DDR4 CKE	/ LPDDR4 ODT1 CA A / LPDDR4 CKE0 A	/ DDR3_BA0 / DDR3_CKE	/ LPDDR3_CKE /	
DDR4 DQU7 B	/ LPDDR4 DQ0 B	/ DDR3 DQ16 / DDR3 DQ17	/ LPDDR3 DQ1	DDR4_CLKP DDR4_CLKN	/ LPDDR4 CLKP A / LPDDR4_CLKN_A	/ DDR3 CLKP / DDR3 CLKN	/ LPDDR3 CLKP /	
DDR4 DQU7 B DDR4 DQU5 B		/ DDR3 DQ17	/ LPDDR3_DQ5	DDR4 CSOn	/ LPDDR4 CS0n A	/ DDR3 ODT1	/ LPDDR3 ODT0 /	
DDR4 DQU3 B DDR4 DQU1 B	/ LPDDR4 DQ1 B / LPDDR4 DQ2 B / LPDDR4 DQ3 B	/ DDR3 DQ18 / DDR3 DQ19	/ LPDDR3 DQ6 / LPDDR3 DQ4	DDR4 CS1n	/ LPDDR4 CS1n A	/ DDR3 CS1n	/ LPDDR3_ODT1 /	
DDR4 DOIIO B		/ DDR3 DQ20 / DDR3 DQ21	/ LPDDR3 DO2	DDR4 ODT0	/ LPDDR4 CS1n B	/ DDR3 ODT0	/ LPDDR3 CS1n / / LPDDR3 CS0n /	
DDR4 DQU6 B DDR4 DQU4 B DDR4 DQU2 B	/ LPDDR4 DQ6 B	/ DDR3 DQ22 / DDR3 DQ23	/ LPDDR3 DQ3 / LPDDR3 DQ7 / LPDDR3 DQ0	DDR4 ODT1	/ LPDDR4 CS0n B	/ DDR3_CS0n		
DDR4 DQU2 B	/ LPDDR4_DQ7_B	/ DDR3_DQ23	/ LPDDR3_DQ0	DDR4_RESETn	/ LPDDR4_RESETn	/ DDR3_RESETn	/ /	
DDR4 DMU B	/ LPDDR4 DM0 B	/ DDR3 DM2	/ LPDDR3 DM0	Note: Sequences	can not be swap			
DDR4 DQSU P B	/ LPDDR4 DQS0P B / LPDDR4 DQS0N B	/ DDR3 DQS2P / DDR3 DQS2N	/ LPDDR3 DQS0P / LPDDR3 DQS0N					
/ DDR4_DQL0_B	/ LPDDR4 DQ8 B	/ DDR3_DQ24	/ LPDDR3 DQ18					
DDR4 DQL2 B	/ LPDDR4 DQ9 B / LPDDR4 DQ10 B	/ DDR3 DQ25 / DDR3 DQ26	/ LPDDR3 DQ19					
DDR4 DQL6 B	/ LPDDR4 DQII B	/ DDR3 DQ2/	/ LPDDR3_DQ23					GNI
DDR4 DQL7 B	/ LPDDR4 DQ12 B	/ DDR3 DQ28 / DDR3 DQ29	/ LPDDR3_DQ16 / LPDDR3_DQ17					
DDR4 DQL0 B DDR4 DQL2 B DDR4 DQL4 B DDR4 DQL6 B DDR4 DQL6 B DDR4 DQL7 B DDR4 DQL5 B DDR4 DQL5 B	/ LPDDR4 DQ12 B / LPDDR4 DQ14 B	/ DDR3_DQ30	/ LPDDR3 DQ18 / LPDDR3 DQ19 / LPDDR3 DQ22 / LPDDR3 DQ23 / LPDDR3 DQ16 / LPDDR3 DQ17 / LPDDR3 DQ20		ı			
DDR4 DQL3 B	/ LPDDR4_DQ15_B	/ DDR3_DQ31	/ LPDDR3_DQ21			DDR3L =1.35		
DDR4 DML B	/ LPDDR4 DM1 B	/ DDR3 DM3	/ LPDDR3 DM2			DDR3 =1.5% DDR4 =1.2%		
DDR4 DQSL P B	/ LPDDR4 DQS1P B	/ DDR3 DQS3P	/ LPDDR3 DQS2P			LPDDR3 =1.2V		
DDR4 DQSL N B		/ DDR3 DQS3N				LPDDR4 =1.1V LPDDR4x =1.1V		
DDR4 ECC DQ7	/	/ DDR3_ECC_DC	0					
DDR4 ECC DQ7 DDR4 ECC DQ0 DDR4 ECC DQ2		/ DDR3 ECC DQ / DDR3 ECC DQ	2					
DDR4 ECC DQ1	7,	/ DDR3 ECC DC	3			DDR3L =1.35		
DDR4 ECC DQ6	/	/ DDR3 ECC DQ / DDR3 ECC DQ	5			DDR3 =1.5% DDR4 =1.2%		
DDR4 ECC DQ4 DDR4 ECC DQ3 DDR4 ECC DQ5		/ DDR3 ECC DG 7 DDR3 ECC DG 7 DDR3 ECC DG 7 DDR3 ECC DG 7 DDR3 ECC DG	6			LPDDR3 =1.2V		
DDR4_ECC_DQ5	/	/ DDR3_ECC_DQ				LPDDR4 =1.1V		
DDR4_ECC_DM	/	/ DDR3_ECC_DM		Note:		LPDDR4x =0.6	′	
DDR4 ECC DQS P	/	/ DDR3_ECC_DG	S_P	Except DDR3, oth can not be swap	ner DQ sequences			
DDR4 ECC DQS N	/	/ DDR3 ECC DC	S_N					

### RK3568\_G(OSC/PLL/PMUIO1/2) osc PMUIO1 Domain TS-S481924-00 D13 Operating Voltage=3.3V Only DFN1006-2LO-N 4 Factory ( 1 2 R60 100R5% R0201 2 TS-S481924-00 66 V2版 本 接 G N D 17 RK809\_CLK32K((-RK809 CLK32K D12 DFN1006-2LO-N Operating Voltage =1.8V(PMUPLL\_AVDD\_1V8 GPIO0\_D4\_d PMUIO1 Volatge =3.3V PMU PLL PMUIO2 Domain Operating Voltage=1.8V/3.3V 22R R0201 SYS PLL PMUIO2 Volatge =3.3V PMUIO1/2/OSC Domain Logic Power Operating Voltage=0.9V OWL RK3568 YPK SCNN\_FOXCONN\_AS0A826 wF12502-01XXX SMT\_1MM\_2\_LS Caps of between dashed green lines and U1000 should be placed under the U1000 package. OWLVisionTech Other caps should be placed close to the U1000 package Project: RK3568\_OPC\_MINI $\infty$ 04.RK3568\_OSC/PLL/PMUIO **Rockchip Confidential** Friday, June 24, 2022




### RK3568\_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) 90 Ohm ±10% USB3.0 0R/NC R0402 USB3 OTG0 D OTGO HS/FS/LS M034\_USB3\_OTG\_VBUSDET 13 USB3 OTG0 VBUSDE (USB Download) USB3.0 M238\_USB3\_HOST1\_DP 13 M240\_USB3\_HOST1\_DM 13 USB3\_HOST1\_DP USB3\_HOST1\_DM HOST1 HS/FS/LS 90 Ohm ±10% USB3.0 OTG0/HOST1 USB3 AVDD 0V9 HS/FS/LS Power USB3 AVDD 1V8 USB3 AVDD 3V3 MULTI\_PHY0/1/2 and SATAO Mux -> M243\_USB3\_OTG0\_SSTXP 13 -> M245\_USB3\_OTG0\_SSTXN 13 90 Ohm ±10% USB3\_OTG0\_SSTXP/SATA0\_TXP USB3 OTG0 SSTXN/SATA0 TXN M246\_USB3\_OTG0\_SSRXP 13 M244\_USB3\_OTG0\_SSRXN 13 90 Ohm ±10% USB3\_OTG0\_SSRXP/SATA0\_RXP USB3\_OTG0\_SSRXN/SATA0\_RXN USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux USB3\_HOST1\_SSTXP/SATA1\_TXP/QSGMII\_TXP\_M0 USB3\_HOST1\_SSTXN/SATA1\_TXN/QSGMII\_TXN\_M0 M250\_USB3\_HOST1\_SSTXP 13 M248\_USB3\_HOST1\_SSTXN 13 90 Ohm ±10% M249\_USB3\_HOST1\_SSRXP 13 M251\_USB3\_HOST1\_SSRXN 13 90 Ohm ±10% USB3\_HOST1\_SSRXP/SATA1\_RXP/QSGMII\_RXP\_M0 USB3\_HOST1\_SSRXN/SATA1\_RXN/QSGMII\_RXN\_M0 PCIe2.0 and SATA2 and QSGMII M1 Mux PCIE20\_SATA2\_TXP 17 PCIE20\_SATA2\_TXN 17 PCIE20\_TXP/SATA2\_TXP/QSGMII\_TXP\_M1 PCIE20\_TXN/SATA2\_TXN/QSGMII\_TXN\_M1 PCIE20\_SATA2\_RXP 17 PCIE20\_SATA2\_RXN 17 PCIE20\_RXP/SATA2\_RXP/QSGMII\_RXP\_M PCIE20 RXN/SATA2 RXN/QSGMII RXN M PCIE20 REFCLK MULTI PHY REFCLK MULTI PHY AVDD 0V9 MULTI PHY AVDD 1V8 OWL\_RK3568\_YPK Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package **Rockchip Confidential**

## RK3568\_V(USB2.0 HOST)




# RK3568\_W(PCIe3.0 x2)




	OWLVisionTech		
Project:	RK3568_OPC_MINI	7	$\overline{\Omega}$
File:	06.RK3568_USB/PCIe/SATA I	HYOW	LVisionTech
Date:	Friday, June 24, 2022	Rev:	<revision></revision>
Designer:	<designer></designer>	Sheet:	6 of 20


## RK3568\_K(VCCIO4 Domain)



### RK3568 N(VCCIO7 Domain)



# RK3568\_O(SARADC/OTP)



### **BOM ID Versions TABLE 1**

	TO VEISIONS TABLE I				
Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	o	ov	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	100K	100K	2047	0.9V	V3.0
LEVEL4	100K	DNP	4096	1.8V	V4.0

### Board ID Versions TABLE 2


Board 1D Versions TABLE 2						
Item	Rup	Rdown	ADC	VOL	VERSION	
LEVEL1	DNP	100K	o	ov	WIFI AP6212+SATA	
LEVEL2	100K	20K	682	0.3V	WIFI AP6256+SATA	
LEVEL3	100K	100K	2047	0.9V	WIFI WIFI6	
LEVEL4	100K	200K	4096	1.2V	WIFI NC+SATA	

### Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package


OWLVisionTech					
Project:	RK3568_OPC_MINI	T	3		
File:	07.RK3568_SARADC/GPIO	ow	LVisionTech		
Date:	Friday, June 24, 2022	Rev:	<revision></revision>		
Designer:	<designer></designer>	Sheet:	7 of 20		

## RK3568\_P(MIPI\_CSI\_RX)



## RK3568\_M(VCCIO6 Domain)







OWLVisionTech					
Project:	RK3568_OPC_MINI	<b>T</b>	$\overline{\Omega}$		
File:	08.RK3568_VI Interface	ow	LVisionTech		
Date:	Friday, June 24, 2022	Rev:	<revision></revision>		
Designer:	<designer></designer>	Sheet:	8 of 20		

# MIPI DSI TXO/LVDS TXO MIPI DSI TXO DOP/LVDS TXO DOP MIPI DSI TXO DOP/LVDS TXO DOP MIPI DSI TXO DIP/LVDS TXO DOP MIPI DSI TXO DIP/LVDS TXO DIP MIPI DSI TXO CLKP/LVDS TXO CLKP MIPI DSI TXO CLKP/LVDS TXO CLKP MIPI DSI TXO/LVDS TXO AVDD 0V9 MIPI DSI TXO/LVDS TXO AVDD 1V8 CML RK3568 YPR SCNN\_FOXCONN\_ASOA826


# RK3568\_S(MIPI\_DSI\_TX1)



# RK3568\_T(eDP TX)



# RK3568\_Q(HDMI2.0 TX)



HDMI TMDS trace 100 Ohm ±10%

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

OWLVisionTech					
Project:	RK3568_OPC_MINI	1	$\infty$		
File:	09.RK3568_VO Interface_1	ow	LVisionTech		
Date:	Friday, June 24, 2022	Rev:	<revision></revision>		
Designer:	<designer></designer>	Sheet:	9 of 20		

# RK3568 H(VCCIO1 Domain)



OWL\_RK3568\_YPK


SCNN\_FOXCONN\_AS0A826


### Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package


OWLVisionTech					
Project:	RK3568_OPC_MINI	7	NO T		
File:	19.RK3568_Audio Interface	ow	LVisionTech		
Date:	Friday, June 24, 2022	Rev:	<revision></revision>		
Designer:	<designer></designer>	Sheet:	10 of 20		


**Rockchip Confidential** 
















# WIFI/BT Module Module Power








When standby, SDIO of SOC is powered on continuously, r6009 and r6008 are not connected, r6010 is connected, WIFI\_WAKEHOST is used to wake up SOC by default.


When standby, SDIO of SOC is powered off, r6009 and r6008 are connected, r6010 is not connected and wake up SOC by WAKEUP\_SOC\_OPTION


OWLVisionTech					
Project:	RK3568_OPC_MINI	1	$\widehat{\mathbf{M}}$		
File:	26.WIFI6+PCIE2.5G	ow	LVisionTech		
Date:	Friday, June 24, 2022	Rev:	<revision></revision>		
Designer:	<designer></designer>	Sheet:	17 of 20		











	OWLVisionTech		
Project:	RK3568_OPC_MINI	7	$\overline{\Omega}$
File:	27.Power_DC IN	ow	LVisionTech
Date:	Friday, June 24, 2022	Rev:	<revision></revision>
Designer:	<designer></designer>	Sheet:	18 of 20

