CE Schematics For RK3568

BEIQI_CE_RK3568_LDDR4P_V1.0

5	贝启	科技 oud.com	厦门贝	 []启科技	技有限公司		
项目:	BEIQI_CE	_RK3568					
文件:	BEIQI_CE_RK3568_LPDDR4						
图纸:	00.Cover	Page					
修改日期:	Tuesday,	April 13, 2021		版本:	V1.0		
设计者:	CZA			页码:	0 of 99		
				1			

Table of Content

Table Of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.12C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568 Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568 USB/PCIe/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568 VO Interface 1
Page 18	18.RK3568 VO Interface 2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	38.DRAM-LPDDR4X 1X32bit 200P
Page 26	40.Flash-eMMC Flash
Page 27	42.Flash-MicroSD Card
Page 28	50.VO-HDMI2.0 TX
Page 29	52.High speed expantion 1
Page 30	54.High speed expantion 2
Page 31	56.LOW SPEED expantion
Page 32	62.WIFI/BT-SDIO_K019
Page 33	67.Ethernet-GEPHY_RGMII0
Page 34	68.Ethernet-GEPHY_RGMII1
Page 35	83.M.2 SSD
Page 36	84.M2_5G
Page 37	92.KEY Array
Page 38	98.DEBUG/FAN
Page 39	99.Mark/Hole/Heatsink
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

Component parameter description

- DNP stands for component not mounted temporarily
 If Value or option is DNP, which means the area is reserved without being mounted


Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.


_								
I	□ □ □ □ □ □ □ □ □ □							
I	项目:	BEIQI_CE_RK3568						
I	文件:	BEIQI_CE_RK3568_LPDDR4						
I	图纸:	01.Index and Notes						
I	修改日期:	Tuesday, April 13, 2021		版本:	V1.0			
I	设计者:	CZA		页码:	1 of 99			
-		1						

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-02-06	CZA	1:Revision preliminary version	

5	贝启科技 beigicloud.com	厦门贝启科技有限公司					
项目:	: BEIQI_CE_RK3568						
文件:	BEIQI_CE_RK3568_LPDDR4						
图纸:	02.Revision History						
修改日期:	Tuesday, April 13, 2021		版本:	V1.0			
设计者:	CZA		页码:	2 of 99			





Power Sequence VCC12V_DCIN VCC3V3 SYS VCC5V0_SYS VCC5V0_USB VDDA0V9_PMU VDDA_0V9 VDD_LOGIC VCC3V3_PMU VDD_GPU VDD_NPU VCCA1V8_PMU VCCA_1V8 VCC_1V8 VCC2V5_DDR VDD_CPU VCC_DDR VCC_3V3 VCCIO_SD VCC3V3_SD RESETn VDDA0V9_IMAGE VCCA1V8_IMAGE


VCCIO_ACODEC


Power Supply	PMI C Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Curren
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LD03	0.1A	VDDAOV9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
1/0001/10 61/0	100mohm RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5VO_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5VO_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD


IO Power Domain Map Updates must be Revision accordingly!

10			ort oltage	Actual assign IO Domain Vo			Natas
Domain	PIII Num	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO1	Pin Y20	✓	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUI O2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	/	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic lot
VCC1O3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	/	✓	VCCIO4	VCC_1V8	1.8V	
VCCI O5	Pin V10 Pin V11	✓	/	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	/	VCCIO6	VCC_1V8	1.8V	
VCC107	Pin V12	✓	/	VCCIO7	VCC_3V3	3.3V	

1	り 見合料技 厦门贝后科技有限公司							
ı	项目:	BEIQI_CE_RK3568						
	文件:	BEIQI_CE_RK3568_LPDDR4						
ı	图纸:	05.Power Sequence/IO Domain Map						
	修改日期:	Tuesday, April 13, 2021	版本:	V1.0				
	设计者:	CZA	页码:	5 of 99				









RK3568 F (DDR PHY)




Caps should be placed under the U1000 package

15	贝启科技 beigicloud.com	厦门贝启科	技有限公司					
項目:	BEIQI_CE_RK3568	BEIQI_CE_RK3568						
文件:	BEIQI_CE_RK3568_LPDDI	BEIQI_CE_RK3568_LPDDR4						
图纸:	11.RK3568_DDR PHY	11.RK3568_DDR PHY						
修改日期:	Tuesday, April 13, 2021	版本:	V1.0					
设计者:	CZA	页码:	11 of 99					





RK3568_J(VCCIO3 Domain)



151	贝启科技 beigicloud.com	厦门贝启科	技有限公司				
项目:	BEIQI_CE_RK3568						
文件:	BEIQI_CE_RK3568_LPDDR	BEIQI_CE_RK3568_LPDDR4					
图纸:	13.RK3568_Flash/SD Contro	oller					
修改日期:	Tuesday, April 13, 2021	版本:	V1.0				
设计者:	CZA	页码:	13 of 99				

RK3568 U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568 V(USB2.0 HOST) 90 Ohm ±10% USB3.0 USB2.0 HOST USB3 OTG0 D OTGO HS/FS/LS 90 Ohm ±10% USB3_OTG0_VBUSDE ✓USB3_OTG0_VBUSDET (USB Download) C1400 //IISB3_OTG0_TE 100nF 90 Ohm ±10% X5R 90 Ohm ±10% USB3.0 HSB3 HOST1 DE HOST1 HS/FS/LS USB3_HOST1_DM VDDA OV9 USB3.0 HSB3 AVDD OV USB2_AVDD_0V9 OTG0/HOST1 VCCA_1V8 HS/FS/LS Power VCC_3V3 USB3 AVDD 3V VCC_3V3 C1401 C1402 100nF 100nF 100nF USB2_AVDD_3V3 ∾ X5R 10V MULTI PHY0/1/2 100nF C0201 C0201 C0 201 100nF 100nF bga636_19r00x19r00x1r20 USB3.0 OTG0_SS and SATAO Mux C0201 C0201 C0201 USB3_OTG0_SSTXP/SATA0_TX USB3_OTG0_SSTXN/SATA0_TX 90 Ohm ±10% 90 Ohm ±10% USB3_OTG0_SSRXP/SATA0_RXI USB3_OTG0_SSRXN/SATA0_RXI RK3568 W(PCIe3.0 \times 2) USB3.0 HOST1 SS and SATA1 and OSGMII MO Mux 90 Ohm ±10% USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_MG HSB3 HOST1 SSTXN/SATA1 TXN/OSGMIT TXN M 90 Ohm ±10% USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M0 $PCIe3.0 \times 2$ USB3_HOST1_SSRXN USB3 HOST1 SSRXN/SATA1 RXN/QSGMII RXN MO C9516 1 2 100nF C0201 X5R 6.3V PCIE30_TX0P C9517 1 2 100nF C0201 X5R 6.3V PCIE30_TX0N PCIE30 TXOP 85 Ohm ±10% PCIe2.0 and SATA2 PCIE30 TX1E 85 Ohm ±10% and OSGMII M1 Mux PCIE20_TXP/SATA2_TXP 100 Ohm ±10% PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M1 PCIE30 RX0 85 Ohm ±10% PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M PCIE30 RXON PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M1 (PCIE20_RXP/SATA2_RXP 100 Ohm ±10% PCIE30 RX1E (/PCIE30_RX1P PCIE20 RXN/SATA2 RXN PCIE30_RX1N 85 Ohm ±10% PCIE20 RXN/SATA2 RXN/QSGMII RXN M PCIE30_RX1N | C9520 1 | 2 100nF C0201 X5R 6.3V | PCIE30_REFCLKP_IN | C9521 1 | 2 100nF C0201 X5R 6.3V | PCIE30_REFCLKN_IN | C9521 100 Ohm ±10% 100 Ohm ±10% PCIE20_REFCLKN PCIE30_REFCLKN_ U19 PCIE30_RESREF R1406 1 2 200R 1% R0201 MULTI PHY MULTI_PHY0_REFCLKP R25 100 Ohm ±10% REFCLK MULTI PHYO REFCLKN VDDA 0V9 MULTI_PHY1_REFCLKP U24 MULTI_PHY1_REFCLKN 100 Ohm ±10% PCIE30_AVDD_0V9_ VDDA_0V9 VCCA_1V8 MULTI_PHY_AVDD_0V9_1 R21 VCCA_1V8 PCIE30_AVDD_1V MULTI_PHY_AVDD_1V8 C1407 " C1411 100nF C1408 " C1409 4.7uF C1410 100nF _4.7uF 100nF 4.7uF 4.7uF bga636 19r00x19r00x1r20 X5R 10V X5R 10V X5R 6.3V X5R C0201 [™] C0201 C0201 C0402 C0201 C0402 C0402 贝启科技 Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. BEIQI_CE_RK3568_LPDDR4 文件: Other caps should be placed close to the U1000 package 图纸: 14.RK3568_USB/PCIe/SATA PHY 修改日期: Tuesday, April 13, 2021 设计者:

厦门贝启科技有限公司


V1.0

14 of 99


版本,

页码:


RK3568_K(VCCIO4 Domain)



RK3568 N(VCCIO7 Domain)



RK3568_O(SARADC/OTP)




					SARADC_A	VDD_1V8	SARADC_AVD	D_1V8
SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC		T.		-	
EVB1	10K	DNP	1023	1.8V		R1501 > 10K	>:	R10691 10K
EVB2	20K	100K	852	1.5V	7	N0402		1% R0402
EVB3	18K	36K	681	1.2V	SARADC_VIN1_EVB_HW_ID	SARADC_VI	N3	
EVB4	51K	51K	512	0.9V	e e		-	
EVB5	36K	18K	340	0.6V		R1578	<u>}</u> 1	R10693
EVB6	100K	20K	170	0.3V		> 10K > 1%	S :	20K 1%
EVB7	DNP	10K	0	ov	0	R0402 DNP	~ 1	R0402
EVB8					닅	=	÷	

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package_____

5	贝启科技 beigicloud.com 厦门	厦门贝启科技有限公司					
项目:	BEIQI_CE_RK3568						
文件:	BEIQI_CE_RK3568_LPDDR4						
图纸:	15.RK3568_SARADC/GPIO						
修改日期:	Tuesday, April 13, 2021	版本:	V1.0				
设计者:	CZA	页码:	15 of 99				

RK3568 P(MIPI CSI RX)



RK3568_M(VCCIO6 Domain)






Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support B7601 Ychcr 422 8bit input Support B7656 Ychcr 422 8bit input Support B7686 Ychcr 422 8bit input Support B78120 Ychcr 422 8bit input Support B71120 Ychcr 422 8bit input, single/dual-edge sampling Support B71120 Ychcr 422 8bit input


> Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

5	■ 異常 厦门贝启科技有限公司				
项日:	BEIQLCE_RK3568				
文件:	BEIQLCE_RK3568_LPDDR4				
图纸:	16.RK3568_VI Interface				
修改日期:	Tuesday, April 13, 2021 版本: V1.0				
设计者:	CZA	页码:	16 of 99		


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package $\,$


RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ±10%



贝启科技 beigicloud.com	厦门贝	自科技	支有限公司
BEIQI_CE_RK3568			
BEIQI_CE_RK3568_LPDDR4			
17.RK3568_VO Interface_1			
Tuesday, April 13, 2021		版本:	V1.0
CZA		页码:	17 of 99
	BEIQLCE_RK3568 BEIQLCE_RK3568_LPDDF 17.RK3568_VO Interface_1 Tuesday, April 13, 2021	BEIQL_CE_RK3568 BEIQL_CE_RK3568_LPDDR4 17.RK3568_VO Interface_1 Tuesday, April 13, 2021	BEIQLCE_RK3568 BEIQLCE_RK3568 LPDDR4 17.RK3568_VO Interface_1 Tuesday, April 13, 2021 版本。






Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package $\,$


✓ 贝尼科技 厦门贝启科技有限公司				
项目:	项目: BEIQI_CE_RK3568			
文件:	BEIQI_CE_RK3568_LPDDR4			
图纸:	18.RK3568_VO Interface_2			
修改日期:	Tuesday, April 13, 2021	1	版本:	V1.0
设计者:	CZA		页码:	18 of 99
			1	

VCCI05


RK3568_H(VCCIO1 Domain)





Default:RK809+PDM MIC S1900=ON S1901=OFF



						_
夕后科技 厦门贝启科技有限公司						
项目:	BEIQI_CE_RK3568			ľ		
文件:	BEIQI_CE_RK3568_LPDDR4			1		
图纸:	19.RK3568_Audio Interface			1		
修改日期:	Tuesday, April 13, 2021 版本: V1.0			1		
设计者:	CZA	页码: 19 of 99				
				1		_









Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)









Note:


FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default Logic=L: 3.3V IO driven


Logic=H: 1.8V IO driven


15	☑ 贝尼科技 厦门贝启科技有限公司				
项目:	BEIQI_CE_RK3568				
文件:	BEIQI_CE_RK3568_LPD	BEIQI_CE_RK3568_LPDDR4			
图纸:	23.Power_Flash Power M	23.Power_Flash Power Manage			
修改日期	: Tuesday, April 13, 2021	Tuesday, April 13, 2021 版本: V1.0			
设计者:	CZA	页码:	23 of 99		




























	□ 贝启科技 厦门贝启科技有限公司				
	项目:	BEIQI_CE_RK3568			
ı	文件:	BEIQI_CE_RK3568_LPDDR4			
	图纸:	62.WIFI/BT-SDIO_K019			
ı	修改日期:	Tuesday, April 13, 2021	版本:	V1.0	
	设计者:	CZA	页码:	64 of 99	














151	贝启科技 beigicloud.com	厦门贝启科	技有限公司	
項目:	BEIQI_CE_RK3568	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDD	BEIQI_CE_RK3568_LPDDR4		
图纸:	92.KEY Array	92.KEY Array		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0	
设计者:	CZA	页码:	92 of 99	
		1		

