{"payload":{"header_redesign_enabled":false,"results":[{"id":"299859943","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"haohaoqian/pipeline","hl_trunc_description":"Final project for Fundamental Experiment of Digital Logic and Processor","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":299859943,"name":"pipeline","owner_id":68427308,"owner_login":"haohaoqian","updated_at":"2021-11-14T10:40:53.317Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahaohaoqian%252Fpipeline%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/haohaoqian/pipeline/star":{"post":"ELNxgGmYDgDoSQXJjEDIIx2_z3E3nydzywXdsJATPhI83EyHfaul1WTVssikM9dF-L8kO3BvZfcVKY4vjw7WXg"},"/haohaoqian/pipeline/unstar":{"post":"E21vOVdhauZOyVu6BG4MBjN8p1Quhfxsxv9MXRvtPuHcaF6mk3u_JXQ1lSTtBoMBy-2eUHB5Y_LnSb-3JcunSw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"1q0HuHu1o6W1NgH4kYQ0GYJzGiHu2swm6HcfylZZx2O7BYim1KBj0P84urE_470ydL6hxVJV_G6X8yW_wiD4tg"}}},"title":"Repository search results"}