
root
Root
board
X86Board
pc
Pc
south_bridge
SouthBridge
empty_ide
IdeFake
pio
pic2
I8259
ctrl
data
output
pio
pit
I8254
int_pin
pio
dma1
I8237
pio
speaker
PcSpeaker
pio
pci_host
PciPciHost
pio
com_1
Uart8250
pio
fake_com_2
IdeFake
pio
fake_com_3
IdeFake
pio
fake_com_4
IdeFake
pio
fake_floppy
IdeFake
pio
default_bus
ICXBar
default
mem_side_ports
cpu_side_ports
kbd
I8042Data
pio
kbd_ctrl
I8042
output
inputs
pio
keyboard
I8042
keyboard_int_pin
mouse_int_pin
pio
cmos
Cmos
pio
int_pin
io_apic
I82094AA
inputs
int_requestor
pio
xbr
X86IdeController
dma
int_primary
int_secondary
pio
iocbus
ICXBar
cpu_side_ports
default
mem_side_ports
memory
ChannelAddrMemory
mem_ctrl
MemCtrl
port
mem_ctrl1
MemCtrl
port
processor
SimpleSwitchableProcessor
start
SimpleCore
core
: X86TimingSimpleCPU
mmu
X86MMU
dtb
: X86TLB
walker
X86PagetableWalker
port
itb
X86TLB
walker
X86PagetableWalker
port
dcache_port
icache_port
pio
int_responder
int_requestor
interrupts
X86LocalApic
pio
int_responder
int_requestor
system_port
sys_port_proxy
RubyPortProxy
in_ports
cache_hierarchy
MESITwoLevelCacheHierarchy
ruby_system
RubySystem
network
SimpleP2P
out_port
in_ports
sequencers
: RubySequencer
dma_controllers0
: DMAController
dma_controllers1
: DMAController
directory_controllers1
: Directory
directory_controllers0
: Directory
l1_controllers
: L1Cache
dma_sequencer
: DMASequencer
responseToDir
: MessageBuffer
requestToDir
: MessageBuffer
responseFromDir
: MessageBuffer
forwardFromDir
: MessageBuffer
mandatoryQueue
: MessageBuffer
requestFromL1Cache
: MessageBuffer
responseFromL1Cache
: MessageBuffer
unblockFromL1Cache
: MessageBuffer
l2_controllers
: L2Cache
L1RequestToL2Cache
: MessageBuffer
L1RequestFromL2Cache
: MessageBuffer
responseToL2Cache
: MessageBuffer
responseFromL2Cache
: MessageBuffer
unblockToL2Cache
: MessageBuffer
unblockFromL2Cache
: MessageBuffer
out_port
in_port
sequencer
: RubySequencer
mem_request_port
pio_request_port
pio_response_port
interrupt_out_port
in_ports