Fuzzing Deep Learning Compilers with HIRGEN

Anonymous Author(s)

ABSTRACT

10

11

17

18

19

20

21

22

23

24

25

27

28

29

30

31

32

33

34

35

36

37

42

43

44

45

46

47

48

49

50

51

55

56

57

Deep Learning (DL) compilers are widely adopted to optimize advanced DL models for efficient deployment on diverse hardware. Their quality has profound effect on the quality of compiled DL models. A recent bug study shows that the optimization of high-level intermediate representation (IR) is the most error-prone compilation stage. Bugs in this stage are accountable for 44.92% of the whole collected ones. However, existing testing techniques do not consider high-level optimization related features (e.g. high-level IR), and are therefore weak in exposing bugs at this stage. To bridge this gap, we propose HIRGEN, an automated testing technique that aims to effectively expose coding mistakes in the optimization of high-level IR. The design of HIRGEN includes 1) three coverage criteria to generate diverse and valid computational graphs; 2) full use of high-level IR's language features to generate diverse IRs; 3) three test oracles inspired from both differential testing and metamorphic testing. HIRGEN has successfully detected 21 bugs that occur at TVM, with 17 bugs confirmed and 12 fixed. Further, we construct four baselines using the state-of-the-art DL compiler fuzzers that can cover the high-level optimization stage. Our experiment results show that HIRGEN can detect 10 crashes and inconsistencies that cannot be detected by the baselines in 48 hours. We further validate the usefulness of our proposed coverage criteria and test oracles in evaluation.

CCS CONCEPTS

 \bullet Software and its engineering \to Software testing and debugging.

KEYWORDS

Deep Learning Compiler, Software Testing

ACM Reference Format:

1 INTRODUCTION

Deep learning (DL) compilers, such as TVM [1], Glow [2], XLA [3] and nGraph [4], have shown the effectiveness in optimizing advanced DL models for efficient model deployment at diverse devices [5]. They take as input a DL model, extract its computational

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

ISSTA 2023, 17-21 July, 2023, Seattle, USA

© 2022 Association for Computing Machinery. ACM ISBN 978-x-xxxx-xxxx-x/YY/MM...\$15.00 https://doi.org/10.1145/nnnnnnnnnnnnnnnn graph, and re-represent the DL model using intermediate representations (IRs) [5]. DL compilers consist of multiple compilation stages, which include high-level and low-level optimizations. DL compilers arrange these two optimizations in order with high-level optimization first and low-level optimization second. The optimizations aim to compile deep learning models into binary executables that can run efficiently on target hardware devices.

60 61

67

69

70

72

73

74

75

80

81

83

86

93

94

95

100

104

105

106

107

108

109

110

113

114

115

116

Like conventional compilers [6, 7], DL compilers are prone to bugs. These bugs can cause undesired compiler behaviors, such as crash, unexpected wrong behavior and poor performance [8]. These undesired behaviors could result in catastrophic effects on the correctness and reliability of mission-critical DL applications (e.g., autonomous driving cars [9] and aircraft collision avoidance systems [10]).

Techniques have been recently proposed to detect bugs in DL compilers, including TZER [11], TVMFuzz [12], MT-DLComp [13] and NNSmith [14]. Despite preliminary reported success in bug detection for TVM, they are inefficient in revealing bugs that occur in high-level optimization, which accounts for 44.92% of the bugs found in DL compilers [8]. TZER and TVMFuzz [11, 12] are proposed to detect low-level optimization bugs in a DL compiler with generated low-level IRs. Since these two techniques test DL compilers by mutating low-level IR, and low-level IR cannot be used by high-level optimization, they theoretically cannot detect bugs in high-level optimization stage. MT-DLComp [13] tests a DL compiler by constructing mutated DL models. Since its mutation strategies only insert operators that yield zero, the kinds of operators and the available places to insert these operators are limited. Therefore, it cannot generate models of diverse computational graphs to cover corner high-level optimization cases. In test oracle design, MT-DLComp does not take advantage of the language features of high-level IR and high-level optimizations. As a result, it cannot effectively detect bugs in high-level optimizations (We will prove it in section 5). NNSmith [14] mainly focuses on revealing the hidden defects in DL compilers, such as arithmetic problem, fragile type system, poor support for specific data layouts, by generating computational graphs and inputs. Since it's generation process and test oracle design do not consider language features of high-level IR in DL model generation, and do not consider high-level optimizations in test oracle design, it cannot efficiently detect high-level optimization related bugs. In Section 5, we will show NNSmith is orthogonal to HIRGEN in terms of bug detection ability.

To bridge the gap, we propose the first DL compiler fuzzing technique that focuses on high-level optimization: HIRGEN. HIRGEN is designed to satisfy the following four objectives: 1) the satisfaction of integrity constraints, such as type match and tensor shape match, that govern high-level IR to avoid early crash before invoking optimization, 2) the exploration of diversity of computational graph, 3) utilization of high-level IR language features for construction of diverse high-level IRs, 4) the capability of detecting multiple types of optimization bugs. To achieve the first objective, HIRGEN performs type checking and shape checking in each operator node

118

119

120

121

123

124

125

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153 154

155

156

157

158

159

160

161

162

163

164

165

167

168

169

170

171

172

173

174

175

176

179

180

181

182

183

186

187

188

189

190

192

193

194

195

196

200

201

202

203

206

207

208

209

210

212

213

214

215

216

217

219

220

221

222

223

225

226

227

228

229

230

231

232

insertion by leveraging the information, including type, shape and connection information, of the existing nodes. After insertion, HIR-GEN also updates the information of the new node for future use. To meet the second objective, HIRGEN incorporates a coverageguided strategy to explore diverse operator nodes, operator edges and the combination of operator type and data type. To meet the third objective, HIRGEN can construct diverse high-level IRs from a single computational graph to achieve full use of IR's language features. To meet the fourth objective, HIRGEN incorporates three test oracles, two of which are designed purposely for DL compilers. An example of test oracles is that a model should not make different prediction after optimization. Besides functional correctness, HIRGEN can also test the robustness of DL compilers. Specifically, HIRGEN provides an option of generating invalid computational graphs that violate type constraints and shape constraints [15]. The option aims to test whether DL compilers can catch such invalid computational graphs and throw the expected exceptions. In this way, HIRGEN can also detect bugs caused by incorrect exception

Following existing works on DL compiler testing, we evaluate the performance of HIRGEN on TVM, which is the most popular DL compiler. In baseline selection, we choose 1) TVMfuzz (with lower-case f), preliminary proof-of-concept application from a bug study [8]. The tool is chosen because it is the only testing technique focusing on detecting bugs arising from high-level optimizations in DL compilers; 2) MT-DLComp [13], a metamorphic testing framework that can cover high-level optimization stage; 3) LEMON [16], a fuzzing technique for DL library (e.g., Tensorflow [17], PyTorch [18]) testing; and 4) NNSmith [14], a generationbased DL compiler fuzzer. Our experimental results show that 1) HIRGEN can detect 10 distinct crashes or inconsistencies that are not detectable by other techniques in two-day's execution; 2) TVMfuzz, MT-DLComp and LEMON are all inefficient in detecting bugs, they found a total of three crashes, two of which are also detectable by HirGen; 3) NNSmith is also efficient in bug detecting, detecting 14 distinct crashes. But with the exception of one crash, the crashes they found were all orthogonal to the crashes and inconsistencies found by HIRGEN. Besides this comparison experiment, we examine the usefulness of the coverage-guided strategy in generating diverse computational graph by an ablation study.

In summary, we make three major contributions.

- This work introduces a new focus on testing the most bug-prone stage, high-level optimization, of DL compilers. We propose a computational graph generation algorithm and three test oracles to detect bugs of diverse root causes in the implementation of high-level optimization.
- We have implemented Hirgen, a fuzzing technique targeting at TVM. Hirgen is implemented in 3K lines of C++ code. It has detected 21 bugs, of which 17 have been confirmed, 12 have been fixed and 14 were previously unknown. Among the 17 confirmed bugs, 14 are highly related to high-level optimizations and three are about low-level optimization and deployable code generation. Furthermore, we have conducted an experimental study to compare Hirgen with TVMfuzz, MT-DLComp, LEMON and NNSmith, the state-of-the-art testing techniques that can cover high-level optimization stage. We have also discussed the utility of each component of Hirgen.

 We release HIRGEN, the details of detected bugs and experiment data at https://github.com/anonymousWork000/HirGen.

2 BACKGROUND

2.1 DL Compilers

DL compiler takes as input DL models. These models can be constructed with the help of DL frameworks, such as Tensorflow[17] and PyTorch[18]. After interpreting the input model's computational graph (will be detailed in the next subsection), the DL compiler converts it into high-level IR. Each node in the computational graph is represented by one or several IR expressions. For instance, a conv2d (two-dimensional convolution) node is represented by nn.conv2d in the high-level IR of TVM. DL compilers then optimize the computational graph at the high-level IR. For instance, a static subgraph independent of inputs can be optimized through constant folding at IR. After optimization, high-level IR is translated into low-level IR for further optimization. In this step, a high-level IR expression (e.g., nn. conv2d) is expanded into a nested loop of low-level computation instructions. Subsequently, low-level optimizations are performed to improve efficiency. For instance, loop tiling can be performed at low-level optimization to accelerate the computation of conv2d on a specified hardware device. Finally, lowlevel IR is translated into deployable code for diverse hardware using traditional compilers and platforms.

2.2 Computational Graph and High-level IR

(a) Computational Graph

(b) High-level IR

Figure 1: Computational Graph and the Corresponding Highlevel IR

A computational graph is a directed graph that expresses the data flow in computation. High-level IR, also known as graph-level IR, is an intermediate representation to express computational graph. In DL community, high-level IR is widely used for describing computational graph by DL compilers (e.g., TVM) and also frameworks (e.g., ONNX). Figure 1a illustrates the computational graph of a 2-dimensional convolutional neural network, where variable/constant nodes and operator nodes are colored in blue and green, respectively. The end of a graph is denoted by a black ellipse. Arrows in this graph represent data flows. Specifically, variable nodes and constant nodes are the starting point of a data flow, passing their data to the next nodes while operator nodes work as a relay to extend the data flow, passing the results they calculate. Figure 1b illustrates an example of TVM's high-level IR, Relay IR, of the

computational graph in Figure 1a. This IR is not unique, but is rewrittable in multiple other ways in the same semantics by utilizing IR language features. For instance, Relay offers first-citizen functions to separate the main function into multiple functions with complex call chain. And ONNX also plans to support this feature in the future¹.

3 APPROACH

This section presents the design and underlying methodology of HirGen whose workflow is given in Figure 2. HirGen maintains




Figure 2: Workflow of HIRGEN

a pool of 58 operators that can be expressed by high-level IRs in popular high-level framework (e.g. Relay [19], ONNX [20]). HIRGEN first loads existing coverage information, generates a computational graph based on it, and updates coverage information from the newest graph. Then, HIRGEN leverages an high-level framework such as Relay or ONNX, to convert the graph into a high-level IR and feeds it into the DL compiler. To capture the defects in the target DL compiler more sufficiently, HIRGEN constructs three test oracles from the spirits of differential testing and metamorphic testing. Any test case that violates the oracles is regarded as a witness to a bug of the compiler and will be reported to developers. The remainder of this section is divided into three parts. In Section 3.1, we will elaborate the details of our computational graph generation algorithm. Section 3.2 will present how to utilize the language features of high-level IR and convert computational graph into high-level IR. In Section 3.3, we will introduce the design of our created test oracles.

3.1 Computational Graph Generation

3.1.1 Overview. We consider the generation of computational graph as a process of continuously inserting various operator nodes into the initially empty graph $CG = \{\}$ until the number of operator nodes equals to the number required. Generally speaking, HIRGEN selects one operator from the operator pool, loads the operator into CG as a node nd, and constructs connection between nd and other existing nodes. In these steps, HIRGEN maintains node information, including data type, tensor shape and connection information, for each node. To improve the diversity of the graph, HIRGEN also involves three coverage criteria and tries to improve the coverage in each insertion of node.

With these prerequisites, HIRGEN provides two generation modes. To generate valid computational graphs, HIRGEN utilizes the abovementioned node information for strict type checking and shape checking. In this way, each insertion is valid and breaks no constraint. We call this mode *strict generation*. On the other hand, strictly following the constraints may miss the opportunity to test the exception handling ability of DL compilers when constraints are violated. Therefore, HIRGEN also provides *disruptive generation* to deliberately break type constraints and shape constraints. We will first elaborate strict generation and then disruptive generation.

3.1.2 Node Information. Inserting a node into CG requires node information of all existing nodes to perform type-checking and shape-checking. Node information describes the typical features of node, and such information is essential to promise the correctness of each insertion. For instance, in the insertion of an operator named add that sums two nodes, HIRGEN first checks all available nodes (including operator nodes, variable nodes and constant nodes) and selects two nodes n_a and n_b from available nodes, such that n_a and n_b have the compatible tensor shapes and data types, and their data types are acceptable by the operator add. Each type of node has its own node information, as detailed in Table 1.

Node Type	Node Information
variable	dataType, tensorShape
constant	dataType, tensorShape, value
operator	dataType, parentNodes, tensorShape = inference(parentNodes)

Table 1: Node Information

Specifically, HirGen considers the following three types of nodes, namely, *variable*, *constant* and *operator*.

- (1) Variable node. It involves data type dataType and tensor shape tensorShape describing the details of the tensor wrapped in this node. dataType corresponds to the data type of all elements in this tensor, such as int64 and float32. tensorShape is a vector of the scale of all dimensions in the tensor.
- (2) Constant node. Besides the dataType and tensorShape, constant node includes the value of tensor value as a part of its information
- (3) Operator node. Operators require parameter(s) and thus they are all connected with other nodes in the graph. To document this connection information for each operator node, Besides dataType, HIRGEN records its parent node(s) parentNodes to which this node connects and records its tensor shape inferred from parent node(s).
- 3.1.3 Coverage Guidance. To let HIRGEN intelligently generate diverse computational graph with in-depth thoughts about selection of data type, operator, etc, we design three coverage criteria.
- (1) **Operator-datatype Coverage**. Let op_i be the i_{th} operator in the operator pool. Let $dtype_j$ be the j_{th} data type in the collection of data types. Let $Cov(op_i, dtype_j)$ be 1 when op_i has once been inserted into the graph as a node with data type $dtype_j$. Otherwise, it is 0.
- (2) **Operator-shape Coverage**. Let op_i be the i_{th} operator in the operator pool. Let *shape* be the shape of the output tensor of this operator node after being inserted into the graph. Let

 $^{^{1}}https://github.com/onnx/onnx/blob/main/docs/Operators.md \\$

350

351

352

353

354

355

356

357

361

362

363

364

365

366

367

368

369

370

371

373

374

375

376

377

378

379

380

381

382

383

388

389

390

391

392

393

394

395

396

397

400

401

402

403

404

405

406

407

408

409

411

412

413

414

415

418

419

420

421

422

424

425

426

427

431

432

433

434

435

437

438

439

440

441

444

445

446

447

448

449

451

452

453

454

455

457

458

459

460

461

462

463

464

 $Cov(op_i, shape)$ be 1 if op_i has once been inserted into the graph as a node with tensor shape shape, and 0 otherwise.

(3) **Operator-edge Coverage**. Let op_i and op_j be the i_{th} and j_{th} operator in the operator pool. Let $Cov(op_i, op_j)$ be 1 if there exists one edge from op_i to op_j , and 0 otherwise.

The design of the first two coverage criteria are motivated by the fact that type problem and shape problem are the two major root causes of DL compiler bugs [8]. The design of the third one tries to complicate the data flow of the computational graph since the third coverage encourages HirGen to interleave different operators in a computational graph. Specifically, with operator-datatype coverage, HIRGEN is encouraged to 1) involve different operators into the graph and 2) utilize diverse data types since data type problem is a big concern for DL compilers [8]. With operator-shape coverage, HIRGEN is encouraged to try various calculation with diverse tensor shapes and thus increase the probability of encountering calculation problem, such as poor implementation of some operator in special shape or different calculation results on different platform. With operator-edge coverage, HIRGEN is guided to connect the new operator node to the existing operator nodes instead of variable nodes and constant nodes. In this way, the generated computational graph contains more complex and deep data flow instead of parallel connection of several simple data flows. In implementation, we can easily extend operator-edge coverage to operator-path coverage with 3 or more operator nodes included. In this way, we can explore a more diverse and complicated computational graph, but at the cost of greater time costs. HIRGEN is encouraged to explore the diversity of computational graph by increasing these three coverages. Therefore, we name our computational graph generation approach coverage-guided generation.

3.1.4 Strict Generation. Algorithm 1 presents how Hirgen strictly generates computational graph with type-checking and shape-checking by two procedures. Generation is the main procedure. This procedure takes as input the required number of operators rOpNum contained in computational graph. It outputs a computational graph of which the number of operators equals to rOpNum. Preinsert is the auxiliary procedure. It details how Hirgen embeds type-checking and shape-checking in generation. Generation procedure includes the following two main parts.

Initialization. HIRGEN performs initialization from Line 2 to Line 6. Specifically, computational graph CG is initialized as empty and the number of operators opnum in CG is set to 0. Operator Pool and data type set are both initialized for future use.

Generation Loop. In each iteration (Lines 7-18), HIRGEN generates an operator node, updates its node information and finally inserts it into CG if new coverage is explored. Specifically, HIRGEN first randomly selects an operator and data type (Line 8, 9). Then it seeks for connection from CG and infers the tensor shape of the operator node opNode built from the newly selected operator (Line 10). Subsequently, HIRGEN calculates coverage and performs update and insertion if new coverage is explored (Line 11-17). The exploration of new coverage is detected by any increment of the three coverages defined in section 3.1.3. During update, HIRGEN adds opnum by 1, updates coverage and node information of opNode. The generation loop stops when opnum equals rOpNum and HIRGEN returns CG eventually.

Algorithm 1 Computational Graph Generation

```
1: procedure Generation(rOpNum)
       opnum \leftarrow 0
       opPool \leftarrow \{add, subtract, multiply, divide, ...\}
       dataTypeSet \leftarrow \{int64, int32, int16, int8, uint64, uint32,
                                  uint16, uint8, float64, float32, bool}
           opNode \leftarrow \texttt{select}(opPool)
          dataTupe \leftarrow select(dataTupeSet)
          connection, shape, CG \leftarrow PREINSERT(opNode, dataType, CG)
10:
           coverage \leftarrow CalculateCoverage(opNode, dataType, connection, shape)
           if NEWCOVERAGE(coverage) then
12:
              opnum \leftarrow opnum + 1
13:
              UPDATECOVERAGE(coverage)
              opNode.info \leftarrow (connection.shape.dataTupe)
15:
16:
              CG \leftarrow CG \cup \{node\}
           end if
       until opnum = rOpNum
18:
       return CG
20: end procedure
21: procedure PREINSERT(opNode, dataTupe, CG)
       availableNodes \leftarrow \texttt{typeCheck}(CG, dataType)
       nodeGroup1, nodeGroup2, ... \leftarrow \texttt{shapeCheck}(availableNodes)
       paramNodes \leftarrow select (nodeGroup1, nodeGroup2, ...)
       if NODENOTENOUGH(paramNodes) then
           node1, node2, ... \leftarrow \texttt{create}(dataType, paramNodes)
           CG \leftarrow CG \cup \{node1, node2, ...\}
27:
           paramNodes \leftarrow paramNodes \cup \{node1, node2, ...\}
29:
       for node in paramNodes do
30:
           connection \leftarrow (opNode, node)
32:
       end for
       shape \leftarrow Inference(connection)
       return connection, shape, CG
35: end procedure
```

Procedure PREINSERT shows the details of building connection between opNode and existing nodes of CG and shape inference. With type-checking (Line 22) and shape-checking (Line 23), HIR-GEN sorts out several node groups from CG. All nodes of each node groups are mutually shape-compatible and nodes from these groups are all type-compatible with opNode. Then HIRGEN selects a node group and dumps all its nodes into paramNodes (Line 24). The number of required parameter nodes is fixed for each kind of operator. In implementation, HIRGEN has a certain probability of connecting one node to an operator node for multiple times, such as connecting one variable node to add node for twice, meaning add the node to itself. But to complicate data flow, HIRGEN discourages this behavior in favor of connecting the required number of different nodes. Therefore, if the number of parameter nodes in *paramNodes* are insufficient for opNode, HIRGEN has large probability in creating variable nodes or constant nodes that are shape-compatible with all parameter nodes and type-compatible with opNode, inserts them into CG and updates paramNode (Line 25-29). Finally, HIRGEN creates connection information (Line 30-32), infers tensor shape of opNode and returns them both plus the possibly updated CG.

3.1.5 Disruptive Generation Algorithm. Disruptive generation is similar to strict generation. It also needs coverage to memorize what type constraints and shape constraints have been broken. In addition, node information is also required. Since it contains data type and tensor shape of each node, which is necessary for breaking constraints. Specifically, during disruptive generation, Hirgen purposely 1) connects operator node to other node(s) with the data type(s) it can not accept in TVM (e.g., add operator with bool data type), and 2) connects nodes that are type-incompatible

524

527

528

529

530

531

532

534

535

536

537

538

539

540

541

542

543

544

545

547

548

549

550

551

552

553

554

555

556

557

558

560

561

562

563

564

565

567

568

569

570

571

573

574

575

576

577

578

579

580

476

477

478

479

480

481

482

483

484

485

486

487

489

490

491

492

493

494

495

496

497

498

499

500

503

504

505

506

507

508 509

510

511

512

513

514

515

516

517

518

519

520

521

522

or shape-incompatible (e.g., add two nodes of which the shapes are [3,4] and [2,3] respectively).

3.2 High-level IR Generation

High-level IR generation is simple with the help of existing highlevel frameworks, such as Relay and ONNX. Taking Relay as example, it provides ample APIs for receiving node information of various types of nodes and diverse operator nodes. For instance, relay. var takes as inputs its name, data type and tensor shape, and relay. add takes as input only its connection information. These APIs contain strict type constraints and shape constraints and it is easy to crash early before optimization if the computational graph

Besides the plain conversion by loading each node into its corresponding high-level expressions and assembling them into a highlevel IR, we can also utilize the primitive features of these high-level frameworks. Take Relay for example, to improve expressivity, it allows using a function to wrap a subgraph and call the function in other ones. ONNX also plans to support this feature by supporting Function API. To better utilize these features, we also consider extracting a subgraph from the generated computational graph and wrap it with a high-level function. In this way, we can better test how DL compilers tackle the situation where functions are included.

Algorithm 2 Conversion from Computational Graph to High-level

```
procedure Conversion(CG)
       Expressions +
       for node in CG do
           Expressions \leftarrow LOAD(node.info, Functions, Expressions)
           if ROLL() == func then
              inputNodes, outputNodes \leftarrow Analyze(Expressions)
               function \leftarrow \texttt{composeFunction} (inputNodes, outputNodes)
              Functions \leftarrow Functions \cup function
              Expressions \leftarrow \{\}
11:
       end for
       return Expressions | | Functions
   end procedure
   \hat{\textbf{procedure}} \; \texttt{LOAD}(node.info, Functions, Expressions)
       expression \leftarrow ConstructExpression (node.info)
       if PARENTINFUNCTION(node.info) then
           functions \leftarrow \texttt{FIND}(node.info)
           callExprs \leftarrow CREATECALLEXPRESSION(functions)
           Expressions \leftarrow Expressions \cup \{callExprs\}
       end if
       Expressions \leftarrow Expressions \cup \{expression\}
       return Expressions
24: end procedure
```

The overall algorithm of converting computational graph into high-level IR is shown in Algorithm 2. Conversion procedure takes as input computational graph CG and outputs its corresponding high-level IR. During initialization, HIRGEN creates two empty sets, named Functions and Expressions respectively (Line 2, 3). They represent the collection of functions and high-level expressions, respectively. In the for loop (Line 4-12), HIRGEN traverses all nodes in CG, loads each node into high-level expression and update Expressions (Line 5). Then it randomly selects a set of highlevel expressions and wraps them with a function (Line 6-11). To compose a function, HIRGEN first analyzes the input nodes and output nodes of the underlying subgraph of the expressions (Line 7). Then it composes a function using these nodes (Line 8. Finally,

HIRGEN updates Functions and Expressions (Line 9-10). Conver-SION procedure returns the union of Expressions and Functions as High-level IR. LOAD procedure presents the detail of loading a node into high-level expression. During loading, HIRGEN takes care of connection information by inquiring whether the node connects to other nodes wrapped in function(s) (Line 17), if it is the case, then a call expression is created (Line 19). This procedure return Expressions after update.

3.3 Test Oracles

Test oracle is an important mechanism to determine if a test passes or fails. In this paper, we consider three test oracles in total. Any failed test case determined by these oracles will be reported.

3.3.1 Oracle₁: Crash. Crash is widely used in test oracle construction to decide whether the testing fails [11]. Besides, according to the statistics in a compiler bug study [8], the number of bugs with crash symptom occupy 59.37% of all collected 603 bugs. This huge proportion shows a urgent need to take crash seriously. As for crash bugs detected when type-checking and shape-checking are turned off, we only report the bug if the crash is a segmentation fault because other crashes with detailed bug trace is largely due to explicit violation of constraints in the computational graph. As for other crash bugs, we report them all since the generated computational graph under checking strictly follows all constraints in TVM and the crash is largely due to the poor implementation of TVM.

3.3.2 Oracle₂: Result Inconsistency among original high-level IR, optimized high-level IR and mutated high-level IR. Intuitively, highlevel optimization is only related to performance boost such as calculation acceleration and memory cost saving, but can not change results. In addition to involving high-level optimization, we also design a mutation strategy named function rewrite to generate mutated high-level IRs who has the same output as the original high-level IR given the same input. This mutation strategy is inspired by Relay's support for functional programming features. By function rewriting, we can better utilize Relay's expressions and better test TVM with richer high-level IRs. Specifically, this mutation strategy can rewrite function expressions in high-level IR in the following ways.

- Turn a global function f into the local closure of another newly created global function q. q has the same parameters as f and its returned value is a call to f with these parameters. After this tuning, this mutation also substitute all calls to f with calls to g.
- Wrap a function f with an empty function g which returns fand also change all calls to f to calls to the call to g.
- Call a function f and return the call in another function g, then substitute all calls to f with calls to g.

The mutated high-level IR only differs from the original highlevel IR in the function call chain. Therefore, it is sound to expect the same calculation results among these three high-level IRs given the same input. This metamorphic relation inspires us to form this oracle. In addition to different calculation results, if the original high-level IR passes compilation and runtime but the optimized one or mutated one fails in one of these two processes, we also count it as result inconsistency.

3.3.3 Oracle₃: Result Inconsistency across hardware devices. To maintain the same predictive capability of a DL model on different supported hardware devices, TVM should promise to output the same results on diverse hardware given the same input to a DL model. And similar to Oracle₂, inconsistent execution status (e.g., crash on CPU but execute well on GPU) is also counted as result inconsistency. Following this common sense, we build Oracle₃ with the spirit of different testing. Given any high-level IR, after compiling it with multiple provided compilation approaches, feeding an input and executing it on CPU and GPU, it is reasonable to expect the same calculation results.

4 EXPERIMENT SETUP

4.1 Research Questions

In this study, we aim to address the following research questions:

- **RQ1** How effective is HIRGEN in detecting bugs of TVM?
- **RQ2** Are all the test oracles effective in detecting bugs?
- **RQ3** Are bugs found by HirGen highly related to high-level optimization?

RQ4 Is disruptive generation useful in finding exception handling bugs?

RQ5 Can coverage-guided generation benefit the diversity of graph?

4.2 HIRGEN Implementation

We implement HIRGEN in C++ with around 3K lines of code. Our implementation involves 58 operators to generate computational graph, 25 high-level optimizations for catch optimization bugs and four compilation methods to conduct testing.

- 4.2.1 Operators. In total, HIRGEN includes 58 operators supported by TVM, including 23 binary operators and 35 unary operators. And it is easy to extend HIRGEN with other operators. The following lists are the two groups of operators involved by HIRGEN.
- binary operators: Add, Subtract, Multiply, Divide, Power, Mod, Floor Mod, Floor Divide, Logical And, Logical Or, Logical Xor, Bitwise And, Bitwise Or, Equal, Not Equal, Less, LessEqual, Greater, GreaterEqual, Maximum, Minimum, Right Shift, Left Shift.
- unary operators: Log, Log2, Log10, Tan, Tanh, Cos, Cosh, Sin, Sinh, Acos, Acosh, Asin, Asinh, Atan, Atanh, Exp, Erf, Sqrt, Rsqrt, Sigmoid, Floor, Ceil, Trunc, Round, Abs, Sign, Negative, Logical not, Bitwise not, Zeros Like, Ones Like, Copy, isNan, isFinite, isInf.
- 4.2.2 Optimization and Compilation Methods. We select in total 25 high-level optimizations supported by TVM² The main reason for choosing these high-level optimizations in TVM is our generated computational graph can trigger them. Besides collecting these high-level optimizations, we also utilize different compilation methods provided by TVM. Different compilation methods deal with different scenarios and include different optimization sequences. Overall, we include relay.build(),

relay.build_module.create_executor('debug'),
relay.build_module.create_executor('graph') and

relay.build_module.create_executor('vm') in HirGen. Besides these high-level optimizations, it is easy to extend HirGen with other optimizations.

4.3 Bug Report

For each bug we have found, we report it in one of the three channels: 1) upload the bug-triggered script and experiment environment on TVM Community³; 2) report the bug on Github Issue⁴ with reproducible script, experimental environment, and most importantly, our analysis on the reason for triggering it; 3) create a pull request with the elaboration of this bug and our code patch. We choose our reporting channels primarily based on our expertise of the problem. For the least familiar bug, we submit it on TVM Community in the form of question to get rid of misdiagnosis. Then, we wait for an official fix or some comments from developers on this problem. For the most familiar one, we directly fix it, and we succeed in creating two pull requests and fixing two bugs. For other situations, we choose the second way and leave some comments on how to fix the bug.

4.4 Baseline Selection

4.4.1 TVMfuzz. TVMfuzz is a preliminary proof-of-concept application for fuzzing TVM[8]. It can learn TVM API call chains from unit test scripts, then re-order and mutate them. By learning from high-level IR and optimization related unit test scripts, TVMfuzz can cover this stage.

4.4.2 MT-DLComp. MT-DLComp is an automated testing framework for DL compilers[13]. It mutates existing DL models to generate equivalent models and test DL compilers by three oracles. Though this technique is not specially created for detecting bugs in high-level optimization, it can cover this bug-prone stage. Therefore, we also include it as a baseline.

4.4.3 LEMON. LEMON is a testing technique for deep learning frameworks[21]. It generates Keras [22] models by mutating existing models. By setting different backends of Keras, LEMON detects prediction difference incurred by these backends. Though LEMON is not for testing DL compiler, we can retrofit it to barely achieve the goal. In short, we remain the mutation part to generate new models and test DL compilers by two test oracles: 1) crash, and 2) above-threshold prediction difference between original Keras models and compiled Keras models.

4.4.4 NNSmith. NNSmith is a generation-based fuzzer for DL compilers [14]. During generation, it generates diverse computational graphs, converts them into DL models using different DL frameworks, and uses gradient-guided search to generate inputs. During testing, it conducts differential testing among several DL compilers. In the testing process, NNSmith captures all prediction difference and crashes.

4.5 Metrics

To compare HIRGEN with these four baselines in the ability of detecting bugs in high-level optimization stage, we execute each or

 $^{^2} https://github.com/anonymousWork000/HirGen/blob/experiment/optimizations\\$

³https://discuss.tvm.apache.org/

⁴https://github.com/apache/tvm/issues

ther in stagend the mar failudup cove to R

4.6
We NVI 64-1

5
5.1
has fixed developments the stagend the stagend

them separately for two days. To be fair, we only execute HIRGEN in strict generation mode, since all other three techniques can only generate valid DL models and APIs. As for bug counting, we utilize the informative stack trace and bug text provided by TVM and manually check bug duplication. Following existing works [23], failures with same bug text and same bug trace are regarded as duplicates. We also use this metric in the comparison between coverage-guided generation and no-guide generation in the answer to RQ5.

4.6 Experiment Environment

We conducted experiments on a server with Intel(R) Xeon(R) CPU, NVIDIA GeForce GTX1080Ti GPU, and 128 RAM, coordinated with 64-bit Ubuntu 16.04 OS.

5 EVALUATION

5.1 RQ1: Bug Detection Capability of HIRGEN

5.1.1 Summary of Detected Bugs by HIRGEN. Until now, HIRGEN has found 21 bugs, of which 17 have been confirmed, 12 have been fixed in the main branch of TVM and 14 are previously unknown to developers. Table 2 presents all details about all the confirmed bugs discovered by HIRGEN, including their symptoms, root causes, the test oracles detecting them, the fixing status and whether they are previously unknown. Symptom includes crash and inconsistency. The former means that TVM terminates unexpectedly while the latter means that different results or statuses are caught in testing. We also manually investigate the root cause of each bug adopting the taxonomy of a recent bug study [8]. Specifically, We carefully compare these bugs with the collected historical bugs and assign each of them with a root cause.

The root causes of these bugs are divided into the following classes:

- Type Problem. This category of bugs is triggered by data type related problems, including incorrect type inference, incomplete implementation of an operator on one data type, etc.
- Incorrect Exception Handling. This category of bugs occurs when TVM lacks rich and readable warning messages or even has no handling of some extreme situations. This kind of bugs are related to the robustness of TVM.
- Incorrect Numerical Computation. This root cause involves incorrect numerical computations, values, or usages.
- Internal API Incompatibility. This category of bugs is triggered because TVM can not handle the combination of some APIs correctly. For instance, unexpected refuse of one combination of several high-level optimizations is counted as this kind of bug.
- Memory Allocation Problem. This root cause refers to the poor or incorrect memory allocation.

Check mark in *Previously Unknown* column in Table 2 means that the corresponding bug was unknown before we reported it. Since we tested TVM v0.9 (commit id: 124813f) at the beginning of our experiment and TVM was evolving fast, we found some cases early in the experiment that crashed on the version we tested but worked fine on the latest version. These bugs have been actually fixed before being reported and thus marked as previously known bugs.

5.1.2 Comparison with State-of-the-art Techniques. We conducted a comparison experiment among HIRGEN and other three stateof-the-art DL compiler fuzzers, named TVMfuzz, MT-DLComp, LEMON and NNSmith respectively, to compare their bug detection ability. All tests are executed on TVM v0.9 (commit id: 124813f). This version is the initial TVM version we began our first testing using HirGen. After two-day execution, HirGen detected 11 distinct crashes and inconsistencies, TVMfuzz detected three distinct crashes, of which only one bug has not been detected by HIRGEN, while MT-DLComp and LEMON detected nothing. As for NNSmith, it detected 14 distinct crashes. Among them, five are related to the data layout support problem. They are captured with bug message such as "WCHN layout is not supported". Three are about TVM's fragile type system. They are captured because TVM cannot support type match such as int32 and int64. Among other crashes, only one is related to high-level optimization. This crash is about incorrect type inference and was also detected by HIRGEN. Besides crashes, NNSmith can also detect prediction difference among several DL compilers, which is out of the scope of testing focus of HIRGEN. In other words, HIRGEN and NNSmith have orthogonal contribution in bug detection. These bugs have been released in HIRGEN repository.

5.2 RQ2: Effectiveness of Test Oracles

To demonstrate the effectiveness of our test oracles, we conduct a case study of several representative confirmed bugs detected by each test oracle.

Oracle₁: Crash. Oracle₁ caught the most bugs among all test oracles. In total, it finds eight bugs of three root causes, including Incorrect Numerical Computation, Incorrect Exception Handling, Memory Allocation Problem.




Figure 3: The Computational Graph to Trigger Bug₁

Incorrect Numerical Computation. Take Bug1 as an example. The computational graph to trigger this bug is presented in Figure 3. In this graph, a divide operator first calculates the result of dividing a constant by a variable and then passes the calculation result R to floor_mod as dividend. All involved variable nodes and constant nodes are of data type uint and this type finally flows into floor_mod. However, TVM pre-calculates the possible value range of R and detects it could probably be 0. Therefore, TVM incorrectly throws an exception and terminates even before we give values to var1 and var2, This bug only happens when the data type is var1 and is caused by incorrect value range estimation. After developers confirmed this bug and fixed const_int_bound analyzer, this numerical computation related bug was fixed.

Incorrect Exception Handling. Bug_{11} , Bug_{12} and Bug_{13} are three bugs of Incorrect Exception Handling. They are detected under disruptive generation. To trigger these bugs, HIRGEN must generate

813

814

815

817

818

819

820

821

824

825

826

827

828

829

830

831

832

833

834

835

837

838

839

840

841

842

843

844

845

846

847

848

849

851

852

853

854

855

856

857

858

859

860

861

863

864

865

866

867

868

869

870

871

872

873

875

876

877

878

882

883

884

885

886

888

889

890

891

892

895

896

897

898

899

900

901

902

903

904

905

906

908

909

910

911

912

913

914

915

916

917

918

919

921

922

923

924

925

926

927

928

Oracle₃

Incorrect Numerical Computation

computational graphs containing obvious breaks of constraints. Take Bug_{11} for example, its corresponding computational graph includes a constant node of type int16, a tan operator node and the connection between these two nodes. The constant node passes its int16 data to the operator node. In this tiny subgraph, HIRGEN purposely breaks the constraint that tan only accepts float data type defined in TVM and receives a segmentation fault during compilation. This is because TVM does not have exception handling for this operator and its unacceptable data types.

Inconsistency

Memory Allocation Problem. Bug_{14} is the only bug of root cause, named Memory Allocation Problem. Specifically, when HIRGEN leverages relay. shape_of to infer to tensor shape of variable node with static tensor shape (1,2), an unexpected crash happens with warning message Cannot allocate memory symbolic tensor shape [?,?].

Oracle₂: Result Inconsistency among original high-level IR, optimized high-level IR and mutated high-level IR. Oracle₂ caught a total of six confirmed bugs, and five of them have been fixed. These bugs are caused by three different root causes, including Incorrect Exception Handling, Type Problem and Internal API Incompatibility.

Incorrect Exception Handling. Take Bug10 as an example HIR-GEN catches this bug because it finds a high-level IR passes compilation while its optimized version fails. Specifically, HIRGEN places FirstOrderGradient before FuseOps in a optimization sequence and detects that TVM cannot successfully handle this optimization sequence. This is because exception handling is too strict. Concretely, TVM performs a traversal on the high-level IR after FirstOrderGradient for conducting FuseOps. When visiting a constant node, TVM finds this node is not scalar because FirstOrderGradient has rewritten this attribute. Therefore, TVM throws an exception and the compilation terminates. However, this check about scalar attribute is too strict and does not consider data type. A fix for this bug completes this exception handling and

makes the optimized version successfully passes compilation. Besides, Bug_6 is also a representative, detected by our effort in utilizing IR language features. HIRGEN takes advantage of first-ciziten functions in Relay IR and tries to return a function in another function. Since TVM v0.9 cannot well support the lowering of this high-level language feature into low-level counterpart, segmentation fault is thrown. The effort in utilizing high-level IR's language features also help us find Bug_5 , Bug_7 and Bug_8 .

Confirmed

Type Problem. Take Bug_8 for instance. This bug is found with function rewrite mutation. Specifically, after changing a global function f into the local closure of another empty global function g and return f in g, TVM can not infer the type of g. This is because after successfully inferring the type of f, this type information is lost when TVM begins to infer the type of g.

Internal API Incompatibility. Take Bug9 for example. This bug is detected because relay.build_module.create_executor('vm') fails, but compilation in other ways run smoothly. Specifically, after Hirgen transforms high-level IR into a A Norm Form. Compilation with virtual machine cannot figure out the bound relation between x_{91} and a global function. However, other compilation ways do not encounter this problem.

Oracle₃: Result Inconsistency across hardware devices. Oracle₃ caught a total of three confirmed bugs, but none of them has been fixed. This is because difference among computation results on CPU and GPU is caused by platform specific differences. More specifically, LLVM and CUDA has different implementations on the same operator, while TVM lacks full specification about this operator or lacks complete warning message of using this operator. Developers responded with a confirmation of this deficiency but they consider it unnecessary to remedy it without it violating the effectiveness of TVM seriously.

Take Bug15 as an example. HIRGEN creates a simple computational graph containing a right_shift operator node. This operator node takes as input two other variable nodes. Subsequently, HIRGEN first generates the corresponding high-level IR, then compiles the IR with relay. build to generate runtime model and finally creates the input and run runtime model on CPU and GPU to get two computation results. When the second variable is larger than the first one, results are inconsistent. This is because this situation incurs a poison value in LLVM and the use of it in an operator is undefined. Though this confirmed bug does not come from poor implementation of TVM but from problems in external compiler, it is still confusing to users when their DL model triggers this inconsistency. The refinement of the exception handling system could be a compromise approach for this ill situation.

5.3 RQ3: Relation between our found bugs and high-level Optimization.

As a DL compiler fuzzer focusing on high-level optimization, HIR-GEN is capable of detecting bugs in high-level optimization or bugs highly related to this stage. In this subsection, we manually study the code patch of each fixed bug detected by HIRGEN and analyze their relationship with high-level optimization and how the detection of them improve this stage.

 Bug_2 , Bug_8 , Bug_9 , Bug_{10} are bugs detected in high-level optimization. Bug-triggered pattern for these four bugs are similar: after high-level optimizations, HIRGEN detects a violation of $Oracle_2$. These bugs show inability to optimize the structure several high-level optimizations should have optimized, and incompatibility among several optimizations. For instance, Bug_8 shows that after performing InferType on one function, the solved types cannot be passed to the next function and thus triggers a type problem. Bug_{10} shows FuseOp can not be well performed after performing FirstOrderGradient. Fix of these bugs directly improves performance of the optimization and facilitates the possibility of multiple optimization combinations.

Besides, HirGen finds eight bugs with crash symptom and all of them trigger crash during compilation. Except for $Bug_{11},\,Bug_{12}$ and $Bug_{13},\,$ all other bugs are directly related to high-level optimization. To improve efficiency, TVM calls OptimizeImpl during compilation and invokes 11 high-level optimization implicitly. These optimizations work by one or several passes on the high-level IR, which performs rewrite at any optimizable expression. In each pass, all expressions in high-level IR are visited and assertions embedded in TVM check each expression. Bugs in this process may prevent high-level optimizations from being well executed, or even result in a crash to stop the optimization. Fix for these bugs are actually fix for required IR passes needed by high-level optimizations.

Although our approach is proposed for high-level optimization, the test cases generated by our approach can also execute the low-level optimization and deployable code generation. Thus, it has the side effect of testing the other stages. And the results also confirm it. Bug_{15} , Bug_{16} and Bug_{17} are all related to low-level part and backend of TVM. They are detected due to inconsistent calculation results on different backends (LLVM and CUDA) given the same inputs. These bugs show the need to better couple TVM with these backends.

5.4 RQ4: Contribution of Disruptive Generation

During experiments, we have generated 170 computational graphs with different bug-triggering combinations of operator, data type and tensor shape. All these graphs can incur crash of TVM with only "segmentation fault" information, showing the deficiency of exception handling ability. In the latest TVM version, all these bugs have been fixed. All these obvious breaks of constraints trigger crash with detailed bug information now. By comparing the bug information of the latest TVM, we found there are three bugs in total found by these 170 graphs.

5.5 RQ5: Contribution of Coverage-guided generation to The Diversity of Graph

To generate diverse computational graphs with various data types, tensor shapes and operators, we design three coverage criteria. To answer this RQ, We implement a simplified version of HirGen_r , saying HirGen_r . HirGen_r is identical to HirGen except that HirGen_r is not guided to generate computational graphs, but generate graphs randomly. We have conducted two experiments for comparison between these two techniques.

The first experiment is about the bug detection ability of HIRGEN and HIRGEN $_r$ under strict generation mode. In this experiment, we executed these two techniques for two days separately and collect all failing tests. HIRGEN found 11 bugs out of 24 failing tests, while HIRGEN $_r$ found 8 bugs out of 37 failing tests. This result shows that 1) HIRGEN has better bug detection ability than HIRGEN $_r$, and 2) with coverage-guided generation, HIRGEN can avoid triggering duplicate failure and focus on finding new bugs.




Figure 4: HIRGEN vs. HIRGEN, under Disruptive Generation

The second experiment is similar to the second one. In this experiment, we compare the bug detection ability of HirGen and HirGen, under disruptive generation mode. Since disruptive generation promises that each insertion contains a violation of constraints and must trigger failure, there is no need to generate multiple-operator graph. Therefore, we utilize these two techniques to generate computational graphs that contain only one operator. Figure 4 presents the experiment results. HirGen and HirGen, both generated 170 bug-triggered computational graphs, each of which contains unique tuple of (operator, tensor shape, data type). In this

figure, Hirgen shows more exploratory nature in diversity of graph and thus detects bugs faster. Besides, two techniques both found 3 bugs using these 170 graphs. And the timestamps of bug detection are also marked in this figure, showing that Hirgen found bugs faster than ${\rm Hirgen}_r$.

These two experiments show that coverage-guided generation help Hirgen become more exploratory in the diversity of computational graphs. Therefore, Hirgen can detect more bugs and find them in faster speed.

6 THREATS TO VALIDITY

The *internal* threat validity mainly lies in the implementation of HirGen. To reduce this threat, two authors of this paper have carefully checked and tested the functionality of all components of HirGen.

The *external* threat validity mainly lies in the DL compiler we chose in our study. Until now, TVM is one of the most popular and active open-source DL compilers, with 8K stars in Github. Though HIRGEN now mainly supports converting its generated computational graph into high-level IR of TVM with Relay. The technical approach of it is also useful for testing other DL compilers with the help of ONNX[20]. And we also have one experimental version to support ONNX. ONNX is an open format to represent diverse DL models defined by various DL frameworks and is supported by currectly popular DL compilers. Similar to Relay, we can use ONNX's APIs to easily convert a computational graph into high-level IR of ONNX. This IR is transformable to high-level IRs of existing DL compilers. And more support for ONNX to test more DL compilers is also our future work.

The *construct* threat mainly lies in randomness. In computational graph generation, though with coverage guidance, the selection of operator and connection also involves randomness. To alleviate the negative impact of construct threat, we 1) conducted bug detection ability comparison experiment for a sufficient time, and 2) conducted the first and the third experiment in section 5.5 for 10 times to assure the stability of the experimental results.

7 RELATED WORK

HIRGEN is a generation-based fuzzer for DL compiler testing. In this section, we introduce two categories of related work in this section, including generation-based fuzzing and DL compiler testing.

Generation-based Fuzzing. Generation-based fuzzing is a class of common fuzzing techniques [24–28]. Different from mutation-based fuzzing that mutates existing seed inputs to create new test inputs, generation-based fuzzing constructs new inputs from scratch according to some pre-defined grammar models. Since generation-based fuzzing does not rely on the seed inputs, it may cover more diverse input space that is not covered by the seed inputs and trigger more code logic of the program under test[29, 30].

Generation-based fuzzing has been widely used in many domains, such as C compilers [28] and so on [25–27, 31]. However, these techniques cannot be directed adopted to test DL compilers due to its characteristics. To our best knowledge, TVMFuzz[12] is the first generation-based technique to fuzzing low-level IR and low-level optimization of TVM. However, this open-source fuzzer

can not cover high-level optimization and thus is incapable of detecting bugs in this most bug-prone stage. Different from TVMFuzz, HIRGEN is able to generate complicated and valid computational graphs independently from scratch to cover high-level optimization stage. This work is also achievable in different approaches by other generation-based fuzzers, such as GraphFuzzer [23] for inference engine and NNSmith for DL compilers [14]. To distinguish from these techniques, HIRGEN also utilizes IR language features and generates diverse high-level IRs. In this way, HIRGEN can effectively detect bugs related to high-level optimization.

DL Compiler Testing. With the development of DL compiler, the importance of DL compiler testing has been noticed by more and more researchers. To our best knowledge, existing DL compiler testing technique can be divided into two categories according to their testing focus. MT-DLComp [13] aims at testing the whole workflow of four DL compilers, including TVM, Glow, NNFusion and Tensorflow XLA. This technique performs mutation on existing DL models and involves three test oracles from the spirit of metamorphic testing. During testing, it treats all tested Compilers as a black box and test if DL compilers corrupt the predictive capability of DL models. NNSmith [14] is also of this category. It generates computational graphs and their inputs from scratch and use them to fuzz the whole DL compilers. These two technique can find prediction difference related bugs and NNSmith is also able to detect other problems, such as data layout problem, poor support for type match, etc. Different from MT-DLComp and NNSmith, several other techniques[8, 11, 12] focus on the testing of single stage but not the whole workflow. Besides, they perform white-box testing to utilize knowledge gained from codebase to achieve more efficient and effective testing results. For instance, TZER[11] collects low-level IR passes and mutates them to focus on bug detection in low-level optimizations, while the above-mentioned TVMfuzz focuses on high-level optimization with generation-based approaches. Similar to these techniques, HIRGEN also focuses on single stage: high-level optimization. This stage is the most vulnerable to bugs and has not been systematically studied by previous literature. HIRGEN is therefore proposed to fill this gap.

8 CONCLUSION

High-level optimization is the most bug-prone stage in the workflow of DL compilers. However, there is no systematic study on testing this stage. To fill this gap, we offer HirGen, a generation-based fuzzer with effective computational graph generation approach and three test oracles. Different from existing works, HirGen can explore more complicated and valid high-level IR and thus detect deeper bugs. Besides, three test oracles in HirGen also improve its capability of detecting bugs of various root causes. In total, HirGen has detected 21 bugs, of which 17 have been confirmed and 12 have been fixed. Our effort has been recognized by TVM community and improved the robustness and functional correctness of high-level optimization.

REFERENCES

[1] T. Chen, T. Moreau, Z. Jiang, L. Zheng, E. Yan, M. Cowan, H. Shen, L. Wang, Y. Hu, L. Ceze, C. Guestrin, and A. Krishnamurthy, "Tvm: An automated endto-end optimizing compiler for deep learning," in 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), ser. OSDI'18. USENIX Association, 2018

1165

1166

1167

1168

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1188

1189

1190

1191

1192

1193

1194

1195

1198

1199

1200

1201

1202

1203

1204

1205

1208

1214

1215

1216

1217

1218

- 1161 [2] N. Rotem, J. Fix, S. Abdulrasool, G. Catron, S. Deng, R. Dzhabarov, N. Gibson, J. Hegeman, M. Lele, R. Levenstein, J. Montgomery, B. Maher, S. Nadathur, J. Ole-1162 sen, J. Park, A. Rakhov, M. Smelyanskiy, and M. Wang, "Glow: Graph lowering 1163 compiler techniques for neural networks," 2018.
 - Google, "Xla: Optimizing compiler for machine learning," 2016. [Online]. Available: https://www.tensorflow.org/xla
 - [4] S. Cyphers, A. K. Bansal, A. Bhiwandiwalla, J. Bobba, M. Brookhart, A. Chakraborty, W. Constable, C. Convey, L. Cook, O. Kanawi, R. Kimball, J. Knight, N. Korovaiko, V. Kumar, Y. Lao, C. R. Lishka, J. Menon, J. Myers, S. A. Narayana, A. Procter, and T. J. Webb, "Intel ngraph: An intermediate representation, compiler, and executor for deep learning," 2018.
 - M. Li, Y. Liu, X. Liu, Q. Sun, X. You, H. Yang, Z. Luan, L. Gan, G. Yang, and D. Qian, The deep learning compiler: A comprehensive survey," vol. 32, 2021.
 - [6] C. Sun, V. Le, Q. Zhang, and Z. Su, "Toward understanding compiler bugs in gcc and llvm," in Proceedings of the 25th International Symposium on Software Testing and Analysis, 2016, pp. 294-305.
 - Z. Zhou, Z. Ren, G. Gao, and H. Jiang, "An empirical study of optimization bugs in gcc and llvm," Journal of Systems and Software, vol. 174, p. 110884, 2021.
 - Q. Shen, H. Ma, J. Chen, Y. Tian, S.-C. Cheung, and X. Chen, "A comprehensive study of deep learning compiler bugs," in Proceedings of the 29th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering, ser. ESEC/FSE 2021, 2021.
 - [9] C. Chen, A. Seff, A. Kornhauser, and J. Xiao, "Deepdriving: Learning affordance for direct perception in autonomous driving," in 2015 IEEE International Conference on Computer Vision (ICCV), 2015.
 - [10] K. D. Julian, J. Lopez, J. S. Brush, M. P. Owen, and M. J. Kochenderfer, "Policy compression for aircraft collision avoidance systems," in 2016 IEEE/AIAA 35th Digital Avionics Systems Conference (DASC), 2016.
 - J. Liu, Y. Wei, S. Yang, Y. Deng, and L. Zhang, "Coverage-guided tensor compiler fuzzing with joint ir-pass mutation," arXiv preprint arXiv:2202.09947, 2022.
- [12] D. Pankratz, "Tvmfuzz," 2020. [Online]. Available: https://github.com/dpankratz/ 1183 TVMFuzz
- 1184 [13] D. Xiao, Z. LIU, Y. Yuan, Q. Pang, and S. Wang, "Metamorphic testing of deep 1185 learning compilers," Proc. ACM Meas. Anal. Comput. Syst., 2022.
- [14] J. Liu, J. Lin, F. Ruffy, C. Tan, J. Li, A. Panda, and L. Zhang, "Finding deep-learning 1186 compilation bugs with nnsmith," 2022. 1187
 - D. Xie, Y. Li, M. Kim, H. V. Pham, L. Tan, X. Zhang, and M. W. Godfrey, "DocTer: documentation-guided fuzzing for testing deep learning API functions," in Proceedings of the 31st ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM, jul 2022.
 - Z. Wang, M. Yan, J. Chen, S. Liu, and D. Zhang, "Deep learning library testing via effective model generation," in ESEC/SIGSOFT FSE. ACM, 2020, pp. 788–799. [17] M. Abadi, A. Agarwal, P. Barham, E. Brevdo, Z. Chen, C. Citro, G. S.
 - Corrado, A. Davis, J. Dean, M. Devin, S. Ghemawat, I. Goodfellow, A. Harp, G. Irving, M. Isard, Y. Jia, R. Jozefowicz, L. Kaiser, M. Kudlur, J. Levenberg, D. Mané, R. Monga, S. Moore, D. Murray, C. Olah, M. Schuster, J. Shlens, B. Steiner, I. Sutskever, K. Talwar, P. Tucker, V. Vanhoucke, V. Vasudevan, Viégas, O. Vinyals, P. Warden, M. Wattenberg, M. Wicke, Y. Yu, and X. Zheng, "TensorFlow: Large-scale machine learning on heterogeneous systems," 2015, software available from tensorflow.org. [Online]. Available: https://www.tensorflow.org/
 - A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan, T. Killeen, Z. Lin, N. Gimelshein, L. Antiga, A. Desmaison, A. Köpf, E. Yang, Z. DeVito, M. Raison, A. Tejani, S. Chilamkurthy, B. Steiner, L. Fang, J. Bai, and S. Chintala, PyTorch: An Imperative Style, High-Performance Deep Learning Library. Curran Associates Inc., 2019.
 - J. Roesch, S. Lyubomirsky, L. Weber, J. Pollock, M. Kirisame, T. Chen, and Z. Tatlock, "Relay: A new ir for machine learning frameworks," in Proceedings of the 2nd ACM SIGPLAN International Workshop on Machine Learning and Programming Languages, ser. MAPL 2018, 2018.
 - "Onnx," 2022. [Online]. Available: https://onnx.ai/
- Z. Wang, M. Yan, J. Chen, S. Liu, and D. Zhang, "Deep learning library testing 1206 via effective model generation," in ESEC/SIGSOFT FSE. ACM, 2020, pp. 788-799. 1207
 - "Keras," 2022. [Online]. Available: https://keras.io/
 - W. Luo, D. Chai, X. Run, J. Wang, C. Fang, and Z. Chen, Graph-Based Fuzz Testing for Deep Learning Inference Engines. IEEE Press, 2021.
- 1209 X. Zhu, S. Wen, S. Camtepe, and Y. Xiang, "Fuzzing: A survey for roadmap," ACM
 - H. Abdelnur, O. Festor, and R. State, "Kif: a stateful sip fuzzer," 2007.
- 1211 K. Dewey, J. Roesch, and B. Hardekopf, "Fuzzing the rust typechecker using clp," in Proceedings of the 30th IEEE/ACM International Conference on Automated 1212 Software Engineering, ser. ASE '15. IEEE Press, 2015. 1213
 - K. Dewey, J. Roesch, and Hardekopf, "Language fuzzing using constraint logic programming," in Proceedings of the 29th ACM/IEEE International Conference on Automated Software Engineering, ser. ASE '14. Association for Computing Machinery, 2014.
 - X. Yang, Y. Chen, E. Eide, and J. Regehr, "Finding and understanding bugs in c compilers," in Proceedings of the 32nd ACM SIGPLAN conference on Programming

- $language\ design\ and\ implementation,\ 2011,\ pp.\ 283-294.$
- [29] C. Miller, Z. N. Peterson et al., "Analysis of mutation and generation-based fuzzing," Independent Security Evaluators, Tech. Rep, vol. 4, 2007.
- J. Li, B. Zhao, and C. Zhang, "Fuzzing: a survey," Cybersecurity, vol. 1, no. 1, pp. 1-13, 2018
- [31] P. Amini and A. Portnoy, "Sulley fuzzing framework," 2010.

1220 1221

1219

1224 1225 1226

1223

1230 1231 1232

1233 1234 1236

1237

1238 1239

1250 1252

1249

1256

1270

1271 1273