浙江水学

本科实验报告

课程名称: 计算机组成

姓 名: 黄海烽

学院: 计算机科学与技术学院

专 业: 计算机科学与技术

学 号: 3180102339



生活照:

指导教师: 洪奇军


2020年3月22日

实验三--IP 核集成 SOC 设计——建立 CPU 调试、测试和应用环境实验报告


姓名:	黄海烽	_学号:_	3180102339	专业: _	计算机科学与技术
课程名称:	计算机组成		同组学生姓名:	无	
实验时间 • 2020-03-22		实验		指导老	师· 洪奇军

一、操作方法与实验步骤


1. 顶层模块:



顶层电路图



工程目录



Design 窗口运行成功

2.引脚约束说明:

```
NET "clk_100mhs"
NET "RSTN"
                                                     LOC = W13
                                                                                                           | IOSTANDARD = LVCMOS18 :
          NET "RSTN" LOC = W13 | 1

NET "clk_100mhs" TNM_NET = TM_CLK;

TIMESPEC TS_CLK_100M = PERIOD "TM_CLK"
                                                                                                                   10 ns HIGH 50%;
                                                LOC = N26
LOC = N24
LOC = M26
LOC = P18
          NET "led_clrn"
NET "led_sout"
NET "LED_PEN"
                                                                                              | IOSTANDARD = LVCMOS22 ;
| IOSTANDARD = LVCMOS22 ;
                                                                                             | IOSTANDARD = LVCMOS33 ;
                                                                                    | IOSTANDARD = LVCMOS32 ;
| IOSTANDARD = LVCMOS32 ;
| IOSTANDARD = LVCMOS32 ;
| IOSTANDARD = LVCMOS32 ;
          NET "seg_clk"
                                                          LOC = M24
11
          NET "seg_clrn"
NET "seg_sout"
NET "SEG_PEN"
                                                           LOC = M20
LOC = L24
LOC = R18
 15
                                         LOC = U21 | IOSTANDARD = LVCHOS32 ;
LOC = U22 | IOSTANDARD = LVCHOS32 ;
LOC = V22 | IOSTANDARD = LVCHOS32 ;
L_F_n" LOC = U24 | IOSTANDARD = LVCHOS18 ;
L_F_n" LOC = U25 | IOSTANDARD = LVCHOS18 ;
L_F_n" LOC = U23 | IOSTANDARD = LVCHOS18 ;
 16
           NET "readn"
NET "CR"
          #NET "tri_ledl_r_n"
#NET "tri_ledl_g_n"
#NET "tri_ledl_b_n"
21
22
23
24
          NET "BIN_#[0]"
NET "BIN_#[1]"
NET "BIN_#[2]"
NET "BIN_#[3]"
                                                           LOC = V17
LOC = W18
LOC = W19
LOC = W15
                                                                                        | IOSTANDARD = LVCMOS18 ;
25
26
27
28
                                                                                              | IOSTANDARD = LVCMOS18 ;
          NET "BIN_y[0]"
NET "BIN_y[1]"
NET "BIN_y[2]"
NET "BIN_y[3]"
                                                          LOC = V18 | IOSTANDARD = LVCMOS18 ;

LOC = V19 | IOSTANDARD = LVCMOS18 ;

LOC = V14 | IOSTANDARD = LVCMOS18 ;

LOC = W14 | IOSTANDARD = LVCMOS18 ;
31
34
35
                                                     LOC = AA10
LOC = AB10
LOC = AA12
LOC = AA12
LOC = Y12
LOC = Y12
LOC = AD11
LOC = AD10
LOC = AE10
          NET "SW[0]"
NET "SW[1]"
NET "SW[2]"
NET "SW[3]"
                                                                                      | IOSTANDARD = LVCMOS15 ;
 39
           NET "SW[4]"
                                                                                        | IOSTANDARD = LVCMOS15
                                                                                         I TOSTANDARD = LUCMOSIS
                                                                                   | IOSTANDARD = LVCMOSIS ;
44
                                                          LOC = AE12

LOC = AF12

LOC = AE8

LOC = AE13

LOC = AF13

LOC = AF10
              NET "SW[9]"
NET "SW[10]"
NET "SW[11]"
NET "SW[12]"
NET "SW[13]"
                                                                                             | IOSTANDARD = LVCMOS15 ;
| IOSTANDARD = LVCMOS15 ;
    46
                                                                                                 | IOSTANDARD = LUCMOS15 :
                                                                                                | IOSTANDARD = LVCMOS15 ;
| IOSTANDARD = LVCMOS15 ;
    49
                                                                                                | IOSTANDARD = LVCMOS15 ;
| IOSTANDARD = LVCMOS15 ;
    50
51
               NET "SW(141"
    52
    53
54
                #ArDUNIO-IO
              #ArDUNIO-IO
NET "Busser"
NET "SEGMENT[0]"
NET "SEGMENT[1]"
NET "SEGMENT[2]"
                                                            LOC = AF24
                                                                                              | IOSTANDARD = LVCMOS23 ;
    55
                                                            LOC = AB22

LOC = AD24

LOC = AD23

LOC = Y21
    56
57
                                                                                                | IOSTANDARD = LVCMOS33 :#a
                                                                                                | IOSTANDARD = LVCMOS33 :#b
| IOSTANDARD = LVCMOS33 :
    58
               NET "SEGMENT[3]"
                                                                                                 | IOSTANDARD = LVCMOS33 ;
                                                            LOC = W20
LOC = AC24
LOC = AC23
              NET "SEGMENT[4]"
NET "SEGMENT[5]"
                                                                                                | IOSTANDARD = LVCMOS33 ;
| IOSTANDARD = LVCMOS33 ;
    61
                                                                                             | IOSTANDARD = LVCMOS33 :#g
| IOSTANDARD = LVCMOS33 :#poin
               NET "SEGMENT[6]"
    64
                                                                                             | IOSTANDARD = LVCMOS33 ;
                                                           LOC = AD21
              NET "AN[1]"
NET "AN[2]"
NET "AN[3]"
                                                          LOC = AC21
LOC = AB21
LOC = AC22
                                                                                             | IOSTANDARD = LVCMOS33 ;
| IOSTANDARD = LVCMOS33 ;
| IOSTANDARD = LVCMOS33 ;
    67
    68
69
    70
                                                           LOC = M24

LOC = W23

LOC = AB25

LOC = AA25

LOC = W21

LOC = V21
    71
72
               NET "LED[1]"
                                                                                                | IOSTANDARD = LVCMOS33 ;
               NET "LED[2]"
                                                                                                | IOSTANDARD = LVCMOS22 ;
| IOSTANDARD = LVCMOS23 ;
    73
               NET "LED[41"
                                                                                                 | IOSTANDARD = LVCMOS33 ;
              NET "LED[5]"
NET "LED[6]"
NET "LED[7]"
                                                                                                | IOSTANDARD = LVCMOS33 ;
| IOSTANDARD = LVCMOS33 ;
                                                           LOC = W26
                                                                                             | IOSTANDARD = LVCMOS33 ;
```

三、讨论、心得

这次实验总体来说较为简单,有了实验 1 的经验,这次画电路图感觉更加熟练了,不过这次虽然在画电路的过程中没有出错,但在 translate 的时候还是出现了一些 error, 搜索了一些资料后发现,这些 error 是因为实验 2 里的两个模块设

计存在的一些问题所导致的,于是先回去将实验 2 的 bug 修完,才最终解决了这个问题。

在还未下载到 SWORD 板上进行验证的情况下,确实还存在很多被我们忽视的问题,所以现在虽然做完实验但心里还是有些许忐忑,希望能早日回到学校,在实验室里解决掉这些问题。