

# 浙江大学

## 本科实验报告

课程名称：计算机组成

姓 名：黄海烽

学 院：计算机科学与技术学院

专 业：计算机科学与技术

学 号：3180102339

生活照：



指导教师：洪奇军

2020 年 3 月 22 日

## 实验三--IP 核集成 SOC 设计——建立 CPU 调试、测试和应用环境实验报告


姓名： 黄海烽 学号： 3180102339 专业： 计算机科学与技术

课程名称： 计算机组成 同组学生姓名： 无


实验时间：2020-03-22 实验地点： 家 指导老师： 洪奇军

# 一、操作方法与实验步骤


## 1. 顶层模块：



顶层电路图



工程目录



Design 窗口运行成功

## 2.引脚约束说明:

```

1 NET "clk_100mhz" LOC = AC18 | IOSTANDARD = LVCMOS18 ;
2 NET "RSTN" LOC = W13 | IOSTANDARD = LVCMOS18 ;
3 NET "clk_100mhz" THM_NET = TH_CLK ;
4 TIMESPEC TS_CLK_100M = PERIOD "TH_CLK" 10 ns HIGH 50% ;
5
6 NET "led_clk" LOC = M26 | IOSTANDARD = LVCMOS33 ;
7 NET "led_clrn" LOC = M24 | IOSTANDARD = LVCMOS33 ;
8 NET "led_sout" LOC = M26 | IOSTANDARD = LVCMOS33 ;
9 NET "LED_PEN" LOC = F18 | IOSTANDARD = LVCMOS33 ;
10
11 NET "seg_clk" LOC = M24 | IOSTANDARD = LVCMOS33 ;
12 NET "seg_clrn" LOC = M20 | IOSTANDARD = LVCMOS33 ;
13 NET "seg_sout" LOC = L24 | IOSTANDARD = LVCMOS33 ;
14 NET "SEG_PEN" LOC = R18 | IOSTANDARD = LVCMOS33 ;
15
16 NET "RDY" LOC = U21 | IOSTANDARD = LVCMOS33 ;
17 NET "readn" LOC = U22 | IOSTANDARD = LVCMOS33 ;
18 NET "CR" LOC = V22 | IOSTANDARD = LVCMOS33 ;
19 #NET "tri_ledl_g_n" LOC = U24 | IOSTANDARD = LVCMOS18 ;
20 #NET "tri_ledl_g_n" LOC = U25 | IOSTANDARD = LVCMOS18 ;
21 #NET "tri_ledl_b_n" LOC = V23 | IOSTANDARD = LVCMOS18 ;
22
23 NET "BTM_w[0]" LOC = V17 | IOSTANDARD = LVCMOS18 ;
24 NET "BTM_w[1]" LOC = W18 | IOSTANDARD = LVCMOS18 ;
25 NET "BTM_w[2]" LOC = W19 | IOSTANDARD = LVCMOS18 ;
26 NET "BTM_w[3]" LOC = W15 | IOSTANDARD = LVCMOS18 ;
27 NET "BTM_w[4]" LOC = W16 | IOSTANDARD = LVCMOS18 ;
28
29
30
31 NET "BTM_y[0]" LOC = V18 | IOSTANDARD = LVCMOS18 ;
32 NET "BTM_y[1]" LOC = V19 | IOSTANDARD = LVCMOS18 ;
33 NET "BTM_y[2]" LOC = V14 | IOSTANDARD = LVCMOS18 ;
34 NET "BTM_y[3]" LOC = W14 | IOSTANDARD = LVCMOS18 ;
35
36 NET "SW[0]" LOC = AA10 | IOSTANDARD = LVCMOS15 ;
37 NET "SW[1]" LOC = AB10 | IOSTANDARD = LVCMOS15 ;
38 NET "SW[2]" LOC = AA13 | IOSTANDARD = LVCMOS15 ;
39 NET "SW[3]" LOC = AA12 | IOSTANDARD = LVCMOS15 ;
40 NET "SW[4]" LOC = Y13 | IOSTANDARD = LVCMOS15 ;
41 NET "SW[5]" LOC = Y12 | IOSTANDARD = LVCMOS15 ;
42 NET "SW[6]" LOC = AD11 | IOSTANDARD = LVCMOS15 ;
43 NET "SW[7]" LOC = AD10 | IOSTANDARD = LVCMOS15 ;
44 NET "SW[8]" LOC = AE10 | IOSTANDARD = LVCMOS15 ;
45
46
47
48
49
50
51
52
53
54 #xilinx-DWIO-IO
55 NET "Busser" LOC = AF24 | IOSTANDARD = LVCMOS33 ;
56 NET "SEGMENT[0]" LOC = AB22 | IOSTANDARD = LVCMOS33 ;#a
57 NET "SEGMENT[1]" LOC = AD24 | IOSTANDARD = LVCMOS33 ;#b
58 NET "SEGMENT[2]" LOC = AD23 | IOSTANDARD = LVCMOS33 ;
59 NET "SEGMENT[3]" LOC = Y21 | IOSTANDARD = LVCMOS33 ;
60 NET "SEGMENT[4]" LOC = W20 | IOSTANDARD = LVCMOS33 ;
61 NET "SEGMENT[5]" LOC = AC24 | IOSTANDARD = LVCMOS33 ;
62 NET "SEGMENT[6]" LOC = AC23 | IOSTANDARD = LVCMOS33 ;#g
63 NET "SEGMENT[7]" LOC = AA22 | IOSTANDARD = LVCMOS33 ;#point
64
65 NET "AM[0]" LOC = AD21 | IOSTANDARD = LVCMOS33 ;
66 NET "AM[1]" LOC = AC21 | IOSTANDARD = LVCMOS33 ;
67 NET "AM[2]" LOC = AB21 | IOSTANDARD = LVCMOS33 ;
68 NET "AM[3]" LOC = AC22 | IOSTANDARD = LVCMOS33 ;
69
70 NET "LED[0]" LOC = AB26 | IOSTANDARD = LVCMOS33 ;
71 NET "LED[1]" LOC = W24 | IOSTANDARD = LVCMOS33 ;
72 NET "LED[2]" LOC = W23 | IOSTANDARD = LVCMOS33 ;
73 NET "LED[3]" LOC = AB25 | IOSTANDARD = LVCMOS33 ;
74 NET "LED[4]" LOC = AA25 | IOSTANDARD = LVCMOS33 ;
75 NET "LED[5]" LOC = W21 | IOSTANDARD = LVCMOS33 ;
76 NET "LED[6]" LOC = V21 | IOSTANDARD = LVCMOS33 ;
77 NET "LED[7]" LOC = W26 | IOSTANDARD = LVCMOS33 ;
78

```

### 三、讨论、心得

这次实验总体来说较为简单，有了实验 1 的经验，这次画电路图感觉更加熟练了，不过这次虽然在画电路的过程中没有出错，但在 translate 的时候还是出现了一些 error，搜索了一些资料后发现，这些 error 是因为实验 2 里的两个模块设

计存在的一些问题所导致的，于是先回去将实验 2 的 bug 修完，才最终解决了这个问题。

在还未下载到 SWORD 板上进行验证的情况下，确实还存在很多被我们忽视的问题，所以现在虽然做完实验但心里还是有些许忐忑，希望能早日回到学校，在实验室里解决掉这些问题。