



Computer Organization & Design The Hardware/Software Interface

Chapter 2

Instructions: Language of the Machine

施青松

Asso. Prof. Shi Qingsong
College of Computer Science and Technology, Zhejiang University
zjsqs@zju.edu.cn

Contents of Chapter 2



- Introduction 2.1
- Operations of the Computer Hardware 2.2
- 2.3 Operands of the Computer Hardware
- 2.4 Representing Instructions in the Computer
- 2.5 **Logical Operation**
- 2.6 Instructions for Making Decisions
- Supporting Procedures in Computer Hardware 2.7
- Communicating with People 2.8
- 2.9 MIPS Addressing for 32 Bit Immediates and Addresses



- **2.10** Translanting and starting a Program
- **2.11** *How Compilers Optimize
- **2.12** *How Compilers Work
- **2.13** A C Sort Example to Put It All together
- **2.14** *Implementing an Object-Oriented Language
- **2.15** Arrays Versus Pointers
- **2.16** Real Stuff: IA-32 Instructions
- **2.17** Fallacies and Pitfalls
- **2.18** Concluding Remarks
- 2.19 Historical Perspective and Further Reading



Introduction



- **■** Language of the machine
 - Instructions \rightarrow Statement
 - Instruction set \rightarrow Syntax
 - → Grammar Assembler
- Design goals
 - Maximize performance
 - Minimize cost
 - Reduce design time
- Chosen instruction set: RISC-V
 - Developed at UC Berkeley starting in 2010
 - MIPS as a relative case



Instruction characteristics



Op	Operands
Operators	wide variety

- **■** Type of internal storage in processer
- The number of the memory operand In the instruction
- **□** Operations in the instruction Set
- **■** Type and Size of Operands
- **□** Representing Instructions in the Computer
 - Encoding



Type of internal storage in processer



- □Stack
- **□**Accumulator
- **□**General purpose register
 - Register-Memory
 - Register-Register: load/store

The number of the memory operand In the instruction



□ Register-Register

- Maximum number of operands allowed 3
- Number of memory addresses is 0

□ Register-memory

- Maximum number of operands allowed 2
- Number of memory addresses is 1

■ Memory-memory

- Maximum number of operands allowed 2 or 3
- Number of memory addresses is 2 or 3

Variables difference



- - Int char f
- **■** Instruction Set
 - Regsister
 - Memory address
 - Displacement
 - □ Immediate
 - Stack

RISV-V机器指令和程序模拟系统



✓ venusX □ 计算机组成 - 学在浙大	× +				-	
← → C 🗈 https://venus.cs61c.org					a‰ ★ 🏌 庙 🚇 …	
https://venus.cs61c.o	reg Edi	itor Simula	ator Choco	ору		
Terminal Files URL	Wiki JVM				Settings	
					General Calling Convention Tracer Packages	
Venus Web Terminal Sun Mar 14 2021 21:29:25 GMT+0800 (中国标准时间)				<u> </u>	Simulator Default Args	
Enter "help" for more information.					Text	
[user@venus] /#					Max History -1	
					Save on Close	
EUGG+ SVKHON機機構	1				Aligned Addressing? Addressing	
\$\frac{\frac					Mutable Text?	
ZJUQS-II SWORD版模拟器					Only Ecall Exit?	
・放散文件 Otrl + 0 ・根拠近行 F5 ・初換七段明朝式 Switch(0) ・初換显示器模式 F9/F10/F11					Default Reg States Set Registers on Init?	
- 根別PS望台 単古右下角側成板 - 关于本模拟器 F1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C D E F 18					Allow Access Between Stack and Heap?	
ISR (CM+4))	Max number of steps: (Negative means ignored) -1	
(80-(64-6)					Dark Mode	
最新的 (7) 重整的种)					

浙江大学 计算机学院 系统结构与系统软件实验室

2.2 Operations

of the Computer Hardware



■ Every computer must be able to perform arithmetic

Only one operation per instruction

指令包含3个操作数

- Exactly three variables add a,b,c $a\leftarrow b+c$
- Design Principle 1
 - Simplicity favors regularity (简单源自规整)
- **■** Example 2.1

P65: Compiling two simple C statements

C code:

$$a = b + c;$$

 $d = a - e;$

RISCV code:

add a, b, c sub d, a, e





Arithmetic



■ Example 2.2 Compiling a complex C statement

C code:

$$f = (g + h) - (i + j);$$

MIPS code:

```
add t0, g, h
                         # temporary variable t0 contains g + h
add t1, i, j
                        # temporary variable t1 contains i + j
sub f, t0, t1
                         # f gets t0 - t1
```

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add a,b,c	a←b+c	Always three operand
Arithmetic	subtract	sub a,b,c	a←b-c	Always three operand





RISC-V assembly language



Category	Instruction	Example	Meaning	Comments
	add	add x5,x6,x7	x5=x6 + x7	Add two source register operands
Arithmetic	subtract	sub x5,x6,x7	x5=x6 - x7	First source register subtracts second one
	add immediate	addi x5,x6,20	x5=x6+20	Used to add constants
	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]	doubleword from memory to register
	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5	doubleword from register to memory
D-4- 4	load word	lw x5, 40(x6)	x5=Memory[x6+40]	word from memory to register
Data transfer	load word, unsigned	lwu x5, 40(x6)	x5=Memory[x6+40]	Unsigned word from memory to register
	store word	sw x5, 40(x6)	Memory[x6+40]=x5	word from register to memory
	load halfword	lh x5, 40(x6)	x5=Memory[x6+40]	Halfword from memory to register
	load halfword, unsigned	lhu x5, 40(x6)	x5=Memory[x6+40]	Unsigned halfword from memory to register
	store halfword	sh x5, 40(x6)	Memory[x6+40]=x5	halfword from register to memory
	load byte	lb x5, 40(x6)	x5=Memory[x6+40]	byte from memory to register
Data transfer	load word, unsigned	lbu x5, 40(x6)	x5=Memory[x6+40]	Unsigned byte from memory to register
	store byte	sb x5, 40(x6)	Memory[x6+40]=x5	byte from register to memory
	load reserved	Ir.d x5,(x6)	x5=Memory[x6]	Load;1st half of atomic swap
	store conditional	sc.d x7,x5,(x6)	Memory[x6]=x5; x7 = 0/1	Store;2nd half of atomic swap
	Load upper immediate	lui x5,0x12345	x5=0x12345000	Loads 20-bits constant shifted left 12 bits

计算机学院 系统结构与系统软件实验室

2.3 Operands of the Computer Hardware



- **□** Three Category
 - Register Operands Memory Operands Constant or Immediate Operand
- **□** Register Operands
 - Arithmetic instructions operands must be registers
 - Difference between the variables of a programming
 - Use for frequently accessed data
 - 64-bit data is called a "double-word"
 - 32-bit data is called a "word"
 - Registers is limited number of
 - \blacksquare RISC-V has a 32 × 64-bit register file
 - general purpose registers x0 to x31(?)
- □ Design Principle 2

(越小越快: 寄存器个数一般不超过32个)

Smaller is faster



RISC-V register conventions



- \$t0, \$t1, ... for temporary registers for compiler

Name	Register no.	Usage	Preserved on call
x0(zero)	0	The constant value 0	n.a.
<i>x</i> 1(ra)	1	Return address(link register)	yes
<i>x</i> 2(sp)	2	Stack pointer	yes
<i>x</i> 3(gp)	3	Global pointer	yes
<i>x</i> 4(tp)	4	Thread pointer	yes
x5-x7(t0-t2)	5-7	Temporaries	no
<i>x</i> 8(s0/fp)	8	Saved/frame point	Yes
<i>x</i> 9(s1)	9	Saved	Yes
<i>x</i> 10- <i>x</i> 17(a0-a7)	10-17	Arguments/results	no
<i>x</i> 18- <i>x</i> 27(s2-s11)	18-27	Saved	yes
x28-x31(t3-t6)	28-31	Temporaries	No
PC	-	Auipc(Add Upper Immediate to PC)	



计算机学院 系统结构与系统软件实验室

Operate with Register Operands



■ Example 2.3

P67: Compiling a C statement using registers

C code

$$f = (g + h) - (i + j);$$

RISC-V code


```
    add x5, x20, x21 // register x5 contains g + h
    add x6, x22, x23 // register x6 contains i + j
    sub x19, x5, x6 // f gets x5 - x6, which is (g + h) - (i + j)
```

Memory operands



■ Advantage

- Could save much more data
- Save complex data structures
 - Arrays and structures



Data transfer instructions

- Load: from memory to register; load word (lw)
- Store: from register to memory; store word(sw)

■ Memory addresses and contents at those locations





■ Example 2.4 P69:

C code:

Compiling with an operand in memory

```
g = h + A[8]; // A is an array of 100 words
(Assume: g \rightarrow x20 h \rightarrow x21 base address of A \rightarrow x22)
```

MIPS code:

```
x9, 64(x22)
                               # temporary reg x9 gets A[8]
                               \# g = h + A[8]
add x20, x21, x9
```

- Offset: the constant in a data transfer instruction
- Base register: the register added to form the address \rightarrow 64(x22)

■ Byte/Half-word/word/Dword addressing

 $\longrightarrow 8(x22)/16(x22)/32(x22)/64(x22)$

■ Alignment restriction

RISC-V and x86 do not, but MIPS does

Endianness/byte order



浙江大学 计算机学院 系统结构与系统软件实验室

Memory Alignment



```
struct {
    int a;
    char b;
    char c[2];
    char d[3]
    float e;
}
```

正确

e						
d[1]	d[2]	No use	No use			
b	c[0]	c[1]	d[0]			
a						

错误


(2	No use	No use	
d[1]	d[2]	e		
b	c[0]	c[1]	d[0]	

- □ 因为一次只能读出4字节内存中的一行
- □ 这样布局, e变量不能一次读出


Endianness/byte order



- □ Big end: Leftmost
 - PowerPC
 - **1** 01 02 = 258
- □ Little end: Rightmost
 - RISC-V
 - **•** 01 02 = 513
- **□** Bi-endian
 - MIPS, ARM , Alpha, SPARC



Memory





计算机学院 系统结构与系统软件实验室

Software/hardware interface



Compiler allocates data structures to memory Compiler associating variables with registers

Actual RISC-V memory addresses and contents

Processor	Address	Data Memory
	0	1
	4/8	1 0 1
Registers	8/10	1 0
	C/18	1 0 0

The offset to be added to x22 in Example 2.4 must be 8×8





■ Example 2.5

C code: P71: Compiling using load and store

```
A[12] = h + A[8]; // A is an array of 100 words
  (Assume: h ---- x21 base address of A ---- x22)
```

MIPS code:

```
ld
   x9, 64(\$s3)
                    # temporary reg x9 gets A[8]
add x9, x21, x9
                   # temporary reg x9 gets h + A[8]
x9, 96(x22)
                   # stores h + A[8] back into A[12]
```







Registers vs. Memory



- **□** Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- □ Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Discussion: How to represent?



$$g = h + A[i]$$

(Assume: g, h, *i* -- s1, s2, **s4** base address of A -- s3)

A[i] that is 32bit Word

g = h + A[i]



- **Example 2.6** Compiling using a variable array index
 - C code:

```
g = h + A[i]; // A is an array of 100 words
(Assume: g, h, i -- s1, s2, s4 base address of A -- s3)
```

MIPS code:

```
# temp reg t1 = 2 * i
add t1, s4, s4
                   # temp reg t1 = 4 * i
add t1, t1, t1
add t1, t1, s3
                   # t1 = address of A[i] (4 * i + s3)
1w 	 t0, 0(t1)
                   # temp reg t0 = A[i]
               \# g = h + A[i]
add s1, s2, t0
```

Spilling registers

Putting less commonly used variables(or those needed later)

into memory



Discussion: How to represent?



Many time a program will use a constant in an operation



□ Constant or immediate Operands

- Many time a program will use a constant in an operation
 - □ Incrementing index to point to next element of array
 - □ Add the constant 55 to register x22
 - Assuming AddrConstants₅₅ is address pointer of constant 55

□ Prestored in memory

ld x9, AddrConstant55(x3) # x9 = constant 55 add x22, x22, x9 x22x22+x(x9==55)

AddrConstants 55

55

功能测试程序生成常数方式非常累赘,可以用此方法代替。前提是要初始化



计算机学院 系统结构与系统软件实验室

Immediate Operands



■ Prestored with in Instruction

- Avoids the load instruction
- **Immediate:** Other method for adding constant 55 to x22
 - □ Offer versions of the instruction

Short Literal

Short Literal rs1 funct3 rd opcode

□ Design Principle 3

■ Make the common case fast: (why?)

Constant operands occur frequently it is very common $x_0 == z_{ero}$ Loading them from memory is very slow



Brief summary



MIPS operands

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ⁶¹ memory words	Memory[0], Memory[8], , Memory[18,446,744,073,7 09,551,608]]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential double word accesses differ by 8. Memory holds data structures, arrays, and spilled registers.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add x5,x6,x7	x5=x6 + x7	Add two source register operands
Arithmetic	subtract	sub x5,x6,x7	x5=x6 - x7	First source register subtracts second one
	add immediate	addi x5,x6,20	x5=x6+20	Used to add constants
	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]	doubleword from memory to register
	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5	doubleword from register to memory
	load word	lw x5, 40(x6)	x5=Memory[x6+40]	word from memory to register
Data transfer	load word, unsigned	lwu x5, 40(x6)	x5=Memory[x6+40]	Unsigned word from memory to register
	store word	sw x5, 40(x6)	Memory[x6+40]=x5	word from register to memory
	load halfword	lh x5, 40(x6)	x5=Memory[x6+40]	Halfword from memory to register

2.4 Representing Instructions in the Computer --Instruction Format

- **□** All information in computer consists of binary bits
 - Instructions are encoded in binary
 - Called machine code
- **■** Mapping registers into numbers(index)
 - Map registers **x0** to **x31** onto registers **0** to **31**
- **□** RISC-V instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Register operands format Code



Example 2.7 P81:

Translating assembly into machine instruction

MIPS code

add x9, x20, x21

Decimal version of machine code

7bits	5bits	5bits	3bits	5bits	7bits	
0	21	20	0	9	51	۸
					useH	sx.
Binary V	ersion of	f machin	e code	e Someti	me us	
76.46	⊏la ita	Elaita (Dl-	Some Some	71: : t -	

7bits	5bits	5bits	3bits	5bits	7bits
0000000	10101	10100	000	01001	0110011



RISC-V fields (format)

THE UNITED

Imm Region: ±2¹²

Name		Comments					
Field size	7bits	5bits	5bits	3bits-	5bits	7bits	All RISC-V instruction 32 bits
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	imm[12,10:5]	rs2	rs1	funct3	imm[4:1,11]	opcode	Conditional branch format
UJ-type	immedi	ate[20,10:	1,11,19:12	1	rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

op: basic operation of the instruction, traditionally called the opcode.

rd: *destination register number.*

funct3: 3-bit function code (additional opcode).

rs1: the first register source operand.

rs2: the second register source operand.

□ funct7 7-bit function code (additional opcode). 浙江大学 计算机学院 系统结构与系统软件实验室 ◆



- Design Principle 3
 - Good design demands good compromises

- All instructions in MIPS have the same length
 - Conflict: same length ← → single instruction

RISC-V I-format Instructions



ld x9, 64(x22)	immediate[11:0]	rs1	funct3	rd	opcode
	12bits	5bits	3bits	3bits	7bits

■ Immediate arithmetic and load instructions

- rs1: source or base address register number
- immediate: constant operand, or offset added to base address
 2s-complement, sign extended

Design Principle 3:

Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible

All instructions in RISC-V have the same length

Conflict: same length ← → single instruction



RISC-V S-format Instructions



imm[11:0]	rs2	rs1	funct3	imm[4:0]	opcode
7bits	5bits	5bits	3bits	3bits	7bits

sd x9, 64(x22)

- □ Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address
 - □ Split so that rs1 and rs2 fields always in the same place



■ Example 2.8 P85:

Translating assembly into machine instruction

C code: A[30] = h + A[30] + 1;

(Assume: h ---- x21 base address of A -- x10)

RISC-V assembly code:

 $1d \times 9,240(x10)$ # temporary reg x9 gets A[30] # temporary reg x9 gets h + A[30]add x9, x21, x9 # temporary reg x9 gets h + A[30] + 1addi x9, x9, 1 sd x9, 240(x10)# stores h + A[30] + 1 back into A[30]

□ Decimal version RISC-V machine language code

	funct7	rs2	rs1	funct3	rd	opcode
ld	240/imm1	1-0	10	3	9	3
add	0	9	21	0	9	31
addi	1		9	0	9	19
sd	7/imm11-5	9	10	3	16/imm4-0	35

7bits

5bits

5bits

3bits

3bits

7bits







■ Binary version

	funct7	rs2	rs1	funct3	rd	opcode
ld	000_1111_	_0000	01010	011	01001	0000011
add	0000000	01001	10101	000	01001	0011111
addi	0000_0000	_0001	01001	000	01001	0010011
sd	0000111	01001	01010	011	10000	0100011
•	7bits	5bits	5bits	3bits	3bits	7bits

Note the only difference of the first and last instructions!

■ Two key principles of today's computers

- Instructions are represented as numbers
- Programs can be stored in memory like numbers

Store-program







Stored-program concept



The BIG Picture

Memory Accounting program (machine code) Editor program (machine code) C compiler (machine code) Payroll data Book text Source code in C for editor program

- Instructions represented in binary
 - just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs



Processor

Summary encoding



□ RISC-V instruction encoding

Name	Format			Comment				
add	R	0	3	2	0	1	51	add x1, x2, x3
sub	R	32	3	2	0	1	51	sub x1, x2, x3
addi	I	1000)	2	0	1	19	addi x1,x2,1000
ld	I	1000	1000		3	1	3	ld x1, 1000(x2)
sd	S	63	1	2	3	8	35	sd x1, 1000(x2)

MIPS VS RISC-V



MIPS

Field size	6bits	5bits	5bits	5bits	5bits	6bits	All MIPS instruction 32 bits
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
i-format	ор	rs	rt	Imm	n/Word ad	ddress	Data transfer ,branch format
J-format	ор		target address (word)				Uncondition-al jump

□ RISC-V

Field size	7bits	5bit	5bit	3bits	5bits	7bits	All RISC-V instruction 32 bits
R	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
	immediate[11:0] rs1			funct3	rd	opcode	Loads & immediate arithmetic
S	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB	imm[12,10:5]	rs2	rs1	funct3	imm[4:1,11]	opcode	Conditional branch format
UJ	immediate	1,19:12]	rd	opcode	Unconditional jump format		
U	imm	12]	rd	opcode	Upper immediate format		



MIPS operands, assembly and machine language

Name		Example				Comments				
32 registers		x0-x31				Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.				
2 ⁶¹ memory words	Men	Memory[0], Memory[8], Memory[18,446,744,07 09,551,608]]			add	Accessed only by data transfer instructions. RISC-V uses by addresses, so sequential double word accesses differ by 8 Memory holds data structures, arrays, and spilled registers.				le word accesses differ by 8.
Category	Instru	uctior	n E	xamp	le	Mea	ining			Comments
	add		ac	ld \$s1,\$	s2,\$s3	\$s1=	\$s2 + \$s	3		Three reg <mark>ister ope</mark> rands
Arithmetic	subtra	ct	su	ıb \$s1,\$	s2,\$s3	\$s1=	\$s2 - \$s	3		Three register operands
	Add in	Add immediate		ldi \$s1,9	\$s2,100) \$s1=	\$s2+100	1		Uset to and constants
Data transfer	load wo	load word		v \$1, 100(\$s2)		\$s1=	\$s1=Memory[\$s2+10		1001	vata from memory to register
Data transfer	store w	ord	SW	v \$s1, 1	00(\$s2	0(\$s2) Memory[\$s2*/x		400	\$ s1	Data from register to memory
Name	Form	at			Exam	ple	活加	小块	Con	nment
add	R		0	18	19	外	の国	2 / 8	add \$	s1, \$s2, \$s3
sub	R		0	18	AAA	17053	3	4 5	sub \$	s1, \$s2, \$s3
addi	I		8	18	殿	1	100		addi \$s1,\$s2,100	
lw		1 (2)5		tet 1	17	1	00	I	lw \$s1, 100(\$s2)	
sw	治		43	18	17	1	00	9	sw \$s1, 100(\$s2)	
Field size	7.3	6bits	5bits	5bits	5bits	5bits	6bits	All N	/IIPS i	nstruction 32 bits
R-format	R	op	rs	rt	rd	shamt	mt funct Arithmetic instruction format		c instruction format	
I-for <mark>mat</mark>	i	ор	rs	rt		address	3	Data	a tran	sfer ,branch format

2.5 Logical Operation Self-learning



□ Operating some bits within word or individual bit

Logic operations	C operators	Java operators	RISCV instructions
Logic operations	C operators	Java operators	RISC-V instructions
Shift left	<<	<<	sll, slli
Shift right	>>	>>>	srl, srli
Shift right arithmetic	>>	>>	sra, srai
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit XOR	^	^	xor, xori

没有nor、not指令,是否违反布尔代数原则? 计算机学院 系统结构与系统软件实验室







□ *Shift* operator

- Move all the bits in a word to left or right, filling emptied bits with 0
- Shifting left by i is same result as multiplying by 2^i 0000 0000 0000 0000 0000 0000 1001 (9)₁₀

Shift left 4 0000 0000 0000 0000 0000 0000 1001 0000 (9×16=144)₁₀

sll x11, x19, 4 // reg x11=reg x19 << 4 bit

funct6	immediate	rs1	funct3	rd	opcode
0	4	19	1	11	19





□ *AND* operator

- It is bit-by-bit (bitwise-AND)
 - □ Result=1 : both bits of the operands are 1

x2:

0000 0000 0000 0000 0000 1101 0000 0000

x1:

0000 0000 0000 0000 0011 1100 0000 0000

and x0, x1, x2 # reg x0 = reg x1 & reg x2

Result:

0000 0000 0000 0000 0000 1100 0000 0000





□ *OR* operator

- It is bit-by-bit(bitwise-OR)
 - Result=1 : *either* bits of the operands is 1

x2:

0000 0000 0000 0000 0000 1101 0000 0000

x1:

0000 0000 0000 0000 0011 1100 0000 0000

or x0, x1, x2 # reg x0 = reg x1 | reg x2

Result:

0000 0000 0000 0000 0011 1101 0000 0000





NOR operator

- NOT(A OR B)
 - \blacksquare A NOR 0 = NOT(A OR 0) = NOT(A)

\$t1:

#reg \$t0=~(reg \$t1 | reg \$t3)

Result:

RISC-V operands

- j2	T
1	- Site
1.13	F / \

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ⁶¹ memory words	Memory[0], Memory[8],, Memory[18,446,744,073,7 09,551,608]]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential double word accesses differ by 8. Memory holds data structures, arrays, and spilled registers.

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
	and	and x5, x6, 3	x5=x6 & 3	Arithmetic shift right by register
	inclusive or	or x5,x6,x7	x5=x6 x7	Bit-by-bit OR
	exclusive or	xor x5,x6,x7	x5=x6 ^ x7	Bit-by-bit XOR
Logical	and immediate	andi x5,x6,20	x5=x6 & 20	Bit-by-bit AND reg. with constant
	inclusive or immediate	ori x5,x6,20	x5=x6 20	Bit-by-bit OR reg. with constant
	exclusive or immediate	xori x5,x6,20	X5=x6 ^ 20	Bit-by-bit XOR reg. with constant
	shift left logical	sll x5, x6, x7	x5=x6 << x7	Shift left by register
	shift right logical	srl x5, x6, x7	x5=x6 >> x7	Shift right by register
Shift	shift right arithmetic	sra x5, x6, x7	x5=x6 >> x7	Arithmetic shift right by register
	shift left logical immediate	slli x5, x6, 3	x5=x6 << 3	Shift left by immediate



计算机学院 系统结构与系统软件实验室

2.6 Instructions for making decisions



■ Branch instructions

- beq register1, register2, L1
- bne register1, register2, L1

■ Example 2.9 Compiling an *if* statement to a branch

```
(Assume: f \sim j - x19 \sim x23)
```

C code:

```
if (i == j) goto L1;

f = g + h;

L1: f = f - i;
```

RISC-V assembly code:

```
beq x21 x22, L1 # go to L1 if i equals j
add x19, x20, x21 # f = g + h (skipped if i equals j)
L1: sub x19, x19, x22 # f = f - i (always executed)
```





 $i \uparrow j$

F=g-h

↓ Exit:

■ Example 2.10

Compiling *if-then-else* into Conditional Branches

(Assume: $f \sim j - x19 \sim x23$)

C code:

$$f = g + h;$$
else $f = g - h;$

RISCV assembly code:

bne x22, x23, Else # go to Else if i != j

add x19, x20, x21 / # f = g + h (Executed if i = j if)

beq x0, x0, **EXIT** / # go to Exit

Else: sub x19, x20, x21 # f = g - h (Executed if $i \neq j$ else)

F=g+h

the first instruction of the next C

.... statement



Exit:

计算机学院 系统结构与系统软件实验室

Supports LOOPs



■ Example 2.11 Compiling a loop with variable array index

```
(Assume: g \sim j - - x19 \sim x23 base of A[i] - - x25)
```

C code:

```
Loop: g = g + A[i]; // A is an array of 100 words i = i + j; if (i != h) goto Loop;
```

■ RISC-V assembly code:

```
Loop: slli x10, x22, 3 # temp reg x10 = 8 * i

add x10, x10, x25 # x10 = address of A[i]

ld x19 $t0, 0(x10) # temp reg x19 = A[i]

add x20, x20, x19 # g = g + A[i]

add x22, x22, x23 # i = i + j

bne x22, x21, Loop # go to Loop if i != h
```

Supports while



■ Example 2.12 Compiling a while loop

```
(Assume: i \sim k - x22 and x24 base of save - x25)
```

C code:

```
while (save[i] = = k)

i = +i;
```

RISCV assembly code:

```
Loop: slli x10, x22, 3

add x10, x10, x25

ld x9, 0(x10)

bne x9, x24, Exit

addi x22, x22, 1

beq x0, x0, Loop

Exit:
```

```
# temp reg $t1 = 8 * i
# x10 = address of save[i]
# x9 gets save[i]
# go to Exit if save[i] != k
# i += 1
# go to Loop
```

Most popular Compare Operation



-- set on less than : slt

- □ set on less than -slt
 - If the first reg. is less than second reg. then sets third reg to 1 slt x5, x19, x20 # x5=1 if x19 < x20
- **■** Example 2.13 Compiling a less than test

```
(Assume: a -- s0 b -- s1)
```

C language:

MIPS assembly code:

```
slt x5, x8, x9 \#x5 = 1 if x8 < x9 (a < b)
bne x5, zero, Less \# go to Less if x5 != 0 (that is, if a < b)
```

Less:



More Conditional Operations



- □blt rs1, rs2, L1
 - if (rs1 < rs2) branch to instruction labeled L1
- □bge rs1, rs2, L1
 - if $(rs1 \ge rs2)$ branch to instruction labeled L1
- **■** Example
 - if (a > b) a += 1;
 - a in x22, b in x23
 bge x23, x22, Exit # branch if b >= a
 addi x22, x22, 1

Exit:



Signed vs. Unsigned



- **□** Signed comparison: blt, bge
- □ Unsigned comparison: bltu, bgeu
- **■** Example

 - x22 < x23 # signed □-1 < +1
 - x22 > x23 # unsigned □+4,294,967,295 > +1

Hold out Case/Switch



- used to select one of many alternatives
- **□** Example 2.14

```
Compiling a switch using jump address table

(Assume: f ~ k --x20 ~ x25 x5 contains 4)

C code:

switch ( k ) {

case 0: f = i + j; break; /* k = 0 */

case 1: f = g + h; break; /* k = 1 */


case 2: f = g - h; break; /* k = 2 */

case 3: f = i - j; break; /* k = 3 */

}
```

Jump register & jump address table





RISC-V assembly code:



```
x25, x0, Exit
                                             # test if k < 0
     Boundary
                      bge x25, x5, Exit
                                             # if k \ge 4, go to Exit
                      slli
                          x7, x25, 3
                                             # temp reg x7 = 8 * k (0 \le k \le 3)
                                             #x7 = address of JumpTable[k]
                      add x7, x7, x6
                                             # temp reg x7 gets JumpTable[k]
                           x7, 0(x7)
                      ld
                     jalr x1, 0(x7)
                                             # jump based on register x7(entrance)
              Exit:
jump address table
 x7 = x6 + 8 * k:
                          add $s0,$s3,$s4
                     L0:
                                                  \# k = 0 so f gets i + j
                                Exit
                                                  # end of this case so go to Exit
  L0:address
                     L1:
                          add $s0, $s1, $s2
                                                  \# k = 1 so f gets g + h
L1:address
L2: address
  L1:address
                                Exit
                                                  # end of this case so go to Exit
                          sub $s0, $s1, $s2
                     L2:
                                                  \# k = 2 so f gets g - h
                                Exit
                                                  # end of this case so go to Exit
                          sub $s0, $s3, $s4
                                                  #k = 3 so f gets i - j
  L3:address
                                Exit:
                                                  # end of switch statement
                     Memory2
```


算机写院 系统转构与系统软件实验室

Important conception--Basic Blocks



■ A basic block is a sequence of instructions with

- No embedded branches (except at end)
- No branch targets/branch lables (except at beginning)





2.7 Supporting Procedures





Procedure/function be used to structure programs

- A stored subroutine that performs a specific task based on the parameters with which it is provided
 - easier to understand, allow code to be reused
- Six step
- 1. Place Parameters in a place where the procedure can access them
- 2. Transfer control to the procedure: jump to
- 3. Acquire the storage resources needed for the procedure
- 4. Perform the desired task
- 5. Place the result value in a place where the calling program can access it
- 6. Return control to the point of origin





Procedure Call Instructions



- Instruction for procedures: jal (jump-and-link)Caller jal x1, ProcedureAddress
 - Address of following instruction put in x1
 - Jumps to target address

 $PC+4 \rightarrow ra$

- □ Procedure return: jump and link register
 Callee jalr x0, 0(x1)
 - Like jal, but jumps to $0 + address in x \hat{1}$
 - Use x0 as rd (x0 cannot be changed)
 - Can also be used for computed jumps
 a for case/switch statements

e.g., for case/switch statements

Special registers





Using More Registers



■ More Registers for procedure calling

- $a0 \sim a7(x10-x17)$: eight argument registers to pass parameters & return values
- ra/x1: one return address register to return to origin point

□ Stack

- ideal data structure for spilling registers
 - □ Push, pop
 - Stack pointer (sp)
- **■** Stack grow from higher address to lower address
 - Push: sp= sp 4
 - Pop: sp = sp + 4 ld ...,8(sp) addi sp,sp,8
 ** 计算机学院 系统结构与系统软件实验室

High address

PUSH

data data

data

sp(top)

Low address





addi sp,sp,-8 sd ...,8(sp)



■ Example 2.15 Compiling a leaf procedure

(Assume: g, ..., j in x10, ..., x13 and f in x20) High address C code: (\$t1) long long int leaf_example ((\$t0) long long int g, long long int h, (\$s0) \$sp(-12) long long int i, long long int j){ long long int f; f = (g + h) - (i + j);Low address return f: Save value Return value

RISC-V assembly code:

adjust stack to make room for 3 items sd $\times 5$, 16(sp) #These three instructions save three sd $\times 6$, 8(sp) # register $\times 5$, $\times 6$, $\times 20$, \times



计算机学院 系统结构与系统软件实验室



```
add x5,x10,x11 # register x5contains g + h
add x6,x12,x1 # register x6 contains i + j
sub x20,x5,x6 # f = x5- x6, which is (g + h) - (i + j)
addi x10,x20,0 # copy f to return register (x10 = x20 + 0)
```


■ But maybe some of the three are not used by *the caller*

- So, this way might be inefficient to save x5, x6, x20 on stack
- Two classes of registers
 - t0 ~ t6: 7 temporary registers, by the callee not preserved
 - □ s0 ~ s11: 12 saved registers, must be preserved If used



The values of the stack pointer and stack before, during and after procedure call in Example 2.15





- Conflict over the use of register both
 - Push all the registers to stack







Nested Procedures



Example 2.16 Compiling a recursive procedure (Assume: n -- a0)

```
C code for n!
 int fact (int n)
                                             Argument n in a0
     if (n < 1) return (1);
                                             Result in a0
        else return (n * fact(n - 1));
```

MIPS assembly code

```
fact: addi sp, sp, 16
                                   # adjust stack for 2 items
      ra, 8(sp)
                                   # save the return address: x1
      a0, 0(\$sp)
                                   # save the argument n: x10
      addi t0, a0, -1
                                   \# x5 = n - 1
      bge t0, zero, L1
                                   # if n \ge 1, go to L1(else)
      addi a0, zero, 1
                                   # return 1 if n < 1
      addi sp, sp, 16
                           # Recover sp (Why not recover x1and x10?)
      jalr zero, 0(ra)
                                   # return to caller
```

Nested Procedures-Continue



```
L1: addi a0, a0, -1
                               \# n >= 1: argument gets (n - 1)
                               \# call fact with (n - 1)
    jal ra, fact
                               #move result of fact(n - 1) to x6(t1)
     add t1, a0, zero
    a0, 0(\$sp)
                               # return from jal: restore argument n
    ld ra, 8($sp)
                               # restore the return address
    add sp, sp, 16
                               # adjust stack pointer to pop 2 items
    mul a0, $a0, t1
                               # return n*fact(n-1)
          zero, 0(ra)
     jalr
                               # return to the caller
```

- Why a0 is saved? Why ra is saved?
- Preserved things across a procedure call


Saved registers (s0 ~ s11), stack pointer register (\$sp), return address register (ra/x1), stack above the stack pointer

Not preserved things across a procedure call

Temporary registers ($t0 \sim t7$), argument registers ($a0 \sim a7$), return value registers (a0 ~ a7), stack below the stack pointer



Stack allocation before, during and after procedure call



浙江大学

a. 算机学院 系统结构与系统软件实验室

Memory Layout



- □ Text: program code
- □ Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \blacksquare x3 (global pointer) initialized to address allowing \pm offsets into this segment $SP \rightarrow 0000 003f ffff fff0_{hex}$
- □ Dynamic data: heap
 - E.g., malloc in C, new in Java
- **■** Stack: automatic storage
- Storage class of C variables
 - automatic
 - static



0

PC → 0000 0000 0040 0000_{hex}

Dynamic data Static data Text

Reserved

Stack






Local Data on the Stack



□ Allocating Space for New Data on the **Stack**

- Procedure frame/activation record
 - The segment of stack containing a procedure's saved registers and local variables
- Frame pointer
 - A value denoting the location of saved register and local variables for a given procedure

 High address



浙沙大学 计算机学院 系统结构与常统软件实验堂

Low address

RISC-V operands



Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ⁶¹ memory words	Memory[0], Memory[8],, Memory[18,446,744,073,7 09,551,608]]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential double word accesses differ by 8. Memory holds data structures, arrays, and spilled registers.

Name	Register no.	Usage	Preserved on call
x0(zero)	0	The constant value 0	n.a.
<i>x</i> 1(ra)	1	Return address(link register)	yes
<i>x</i> 2(sp)	2	Stack pointer	yes
<i>x</i> 3(gp)	3	Global pointer	yes
<i>x</i> 4(tp)	4	Thread pointer	yes
x5-x7(t0-t2)	5-7	Temporaries	no
<i>x</i> 8(s0/fp)	8	Saved/frame point	Yes
<i>x</i> 9(s1)	9	Saved	Yes
<i>x</i> 10- <i>x</i> 17(a0-a7)	10-17	Arguments/results	no
<i>x</i> 18- <i>x</i> 27(s2-s11)	18-27	Saved	yes
x28-x31(t3-t6)	28-31	Temporaries	No
PC	-	Auipc(Add Upper Immediate to PC)	Yes

ZheJiang University

RISC-V assembly language



Category	Instruction	Example	Meaning	Comments
	add	add x5,x6,x7	x5=x6 + x7	Add two source register operands
Arithmetic	subtract	sub x5,x6,x7	x5=x6 - x7	First source register subtracts second one
	add immediate	addi x5,x6,20	x5=x6+20	Used to add constants
	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]	doubleword from memory to register
	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5	doubleword from register to memory
D-4- 4	load word	lw x5, 40(x6)	x5=Memory[x6+40]	word from memory to register
Data transfer	load word, unsigned	lwu x5, 40(x6)	x5=Memory[x6+40]	Unsigned word from memory to register
	store word	sw x5, 40(x6)	Memory[x6+40]=x5	word from register to memory
	load halfword	lh x5, 40(x6)	x5=Memory[x6+40]	Halfword from memory to register
	load halfword, unsigned	lhu x5, 40(x6)	x5=Memory[x6+40]	Unsigned halfword from memory to register
	store halfword	sh x5, 40(x6)	Memory[x6+40]=x5	halfword from register to memory
	load byte	lb x5, 40(x6)	x5=Memory[x6+40]	byte from memory to register
Data transfer	load word, unsigned	lbu x5, 40(x6)	x5=Memory[x6+40]	Unsigned byte from memory to register
	store byte	sb x5, 40(x6)	Memory[x6+40]=x5	byte from register to memory
	load reserved	lr.d x5,(x6)	x5=Memory[x6]	Load;1st half of atomic swap
	store conditional	sc.d x7,x5,(x6)	Memory[x6]=x5; x7 = 0/1	Store;2nd half of atomic swap
	Load upper immediate	lui x5,0x12345	x5=0x12345000	Loads 20-bits constant shifted left 12 bits

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments	
Logical	and	and x5, x6, 3	x5=x6 & 3	Arithmetic shift right by register	
	inclusive or	or x5,x6,x7	x5=x6 x7	Bit-by-bit OR	
	exclusive or	xor x5,x6,x7	x5=x6 ^ x7	Bit-by-bit XOR	
	and immediate	andi x5,x6,20	x5=x6 & 20	Bit-by-bit AND reg. with constant	
	inclusive or immediate	ori x5,x6,20	x5=x6 20	Bit-by-bit OR reg. with constant	
	exclusive or immediate	xori x5,x6,20	X5=x6 ^ 20	Bit-by-bit XOR reg. with constant	
Shift	shift left logical	sll x5, x6, x7	x5=x6 << x7	Shift left by register	
	shift right logical	srl x5, x6, x7	x5=x6 >> x7	Shift right by register	
	shift right arithmetic	sra x5, x6, x7	x5=x6 >> x7	Arithmetic shift right by register	
	shift left logical immediate	slli x5, x6, 3	x5=x6 << 3	Shift left by immediate	
Shift	shift right logical immediate	srli x5,x6,3	x5=x6>>3	Shift right by immediate	
	shift right arithmetic immediate	srai x5,x6,3	x5=x6 >> 3	Arithmetic shift right by immediate	
Conditional branch	branch if equal	beq x5, x6, 100	if(x5 == x6) go to $PC+100$	PC-relative branch if registers equal	
	branch if not equal	bne x5, x6, 100	if(x5 != x6) go to PC+100	PC-relative branch if registers not equal	
	branch if less than	blt x5, x6, 100	if(x5 < x6) go to $PC+100$	PC-relative branch if registers less	
	branch if greater or equal	bge x5, x6, 100	if(x5 >= x6) go to $PC+100$	PC-relative branch if registers greater or equal	
	branch if less, unsigned	bltu x5, x6, 100	if(x5 >= x6) go to $PC+100$	PC-relative branch if registers less, unsigned	
	branch if greater or equal, unsigned	bgeu x5, x6, 100	if(x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned	
Unconditional branch	jump and link	jal x1, 100	x1 = PC + 4; go to $PC+100$	PC-relative procedure call	
	jump and link register	jalr x1, 100(x5)	x1 = PC + 4; go to $x5+100$	procedure return; indirect call	

MIPS machine language

Name	Format			Exa	ample	Comment		
add	R	0	18	19	17	0	32	add \$s1, \$s2, \$s3
sub	R	0	18	19	17	0	34	sub \$s1, \$s2, \$s3
lw	I	35	18	17	100			Iw \$s1, 100(\$s2)
sw	I	43	18	17	100			sw \$s1, 100(\$s2) ###
and	R	0	18	19	17	0	36	and \$15, \$2, \$s3
or	R	0	18	19	17	0	37	307,\$81, \$s2, \$s3
nor	R	0	18	19	17	0, 1	中期中	por \$s1, \$s2, \$s3
addi	I	12	18	17	1	2 Kbb 7	No Ki	addi \$s1, \$s2,100
ori	I	13	18	17	1/12	100		ori \$s1, \$s2,100
sll	R	0	LIR	Sign	N	10	0	sll \$s1, \$s2,10
srl	R	二种	78	y 18	147	10	2	srl \$s1, \$s2,10
beq	以课	4	阿	18	25			beq \$s1, \$s2,100
bne 💥	同于	5	17	18		25		bne \$s1, \$s2,100
slt 1	R	0	18	19	17	0	42	slt \$s1, \$s2,\$s3
j	J	2	2500				j 10000(see section 2.9)	
jr	R	0	31	0	0	0	8	j Sra
jal	J	3	2500				jar 10000(see section 2.9)	
Field size		6bits	5bits	5bits	5bits	5bits	6bits	All MIPS instruction 32 bits
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
i-format	I	ор	rs	rt	address			Data transfer ,branch format

2.8 Communicating with People





- **ASCII** (American Standard Code for Information Interchange)
- **■** Instructions for moving bytes in MIPS
 - Load byte (lb): lb \$t0,0(\$sp) # read byte from source
 - Store byte (sb): sb \$t0,0(\$sp) # write byte to destination
- **□** Three choices for representing a string
 - Place the length of the string in the first position
 - An accompanying variable has the length
 - A character in the last position to mark the end of a string
- C uses the third choice
 - Terminate a string with a byte whose value is 0 (null in ASCII)



■ Example 2.17 Compiling a string copy procedure

(Assume: base addresses for x and y -- \$a0 and \$a1 i -- \$s0)

 \blacksquare C code: $X \rightarrow Y$

MIPS assembly code:

```
      strcpy:
      sub
      $sp, $sp, 4
      # adjust stack for 1 more item

      sw
      $s0, 0($sp)
      # save $s0

      add
      $s0, $zero, $zero
      # i = 0 + 0

      L1:
      add
      $t1, $a1, $s0
      # address of y[i] in $t1

      lb
      $t2, 0($t1)
      # $t2 = y[i]

      add
      $t3, $a0, $s0
      # address of x[i] in $t3

      sb
      $t2, 0($t3)
      # x[i] = y[i]
```





■ Optimization for example 2.17

- strcpy is a leaf procedure
- Allocate i to a temporary register \$t0

■ For a leaf procedure

- The compiler exhausts all temporary registers
- Then use the registers it must save

MIPS Addressing for 32-Bit Immediate and Addresses



■ 32-Bit Immediate addressing

- most constants is short and fit into 16-bit field
- Set upper 16 bits of a constants in a register with load upper immediate (lui)
- lui \$t0, 255

Instruction

001111	00000	01000	0000 0000 1111 1111
Register	4		Filling with "0"
0000 0000 1111 1111			0000 0000 0000 0000







- **Example 2.19** Loading a 32-bit constant
 - The 32-bit constant: **0000 0000 0011 1101 0**000 1001 0000 0000 (61*16⁴ + 2304=4000000)₁₀
 - MIPS code:

```
lui $s0, 61 # 61 decimal = 0000 0000 0011 1101 binary (The value of $s0 afterward is: 0000 0000 0011 1101 0000 0000 0000)
```

```
addi $s0, $s0, 2304 # 2304 decimal = 0000 \ 1001 \ 0000 \ 0000 \ binary (The value of $s0 afterward is: 0000 0000 0011 1101 0000 1001 0000 0000)
```

- **■** Note: Why does it need two steps?
- **□** The reserved register **\$at** for the assembler



Addressing in branches and jumps

- For jumps: J-format
 - Example:

```
j 10000 # go to location 10000

2 | 10000

6 bits 26 bits
```

Pseudo-direct addressing

26 bits of the instruction concatenated with the upper 4 bits of PC

- For branches:
 - Example:

□ PC-relative addressingPC = (PC + 4) + Branch address



计算机学院 系统结构与系统软件实验室



■ Example 2.20 Show branch offset in machine language

C language:

```
while (save[i]==k) i=i+j;
```

MIPS assembler code in Example 2.12:

```
\# temp reg \$t1 = 2 * i
        add
               $t1, $s3, $s3
Loop:
         add $t1, $t1, $t1 # temp reg $t1 = 4 * i
         add $t1, $t1, $s6 # $t1 = address of save[i]
                              \# \text{ temp reg } \$t0 = \text{ save}[i]
         lw
               $t0, 0($t1)
               $t0, $s5, Exit
                              # go to Exit if save[i] != k
         bne
          add \$s3,\$s3,\$s4 # i = i + j
               Loop
                              # go to Loop
```









Assembled instructions and their addresses:

		n	٠
LU	U	U	

Exit:

$add\ 80000$	0	19	19	9	0	32
add 80004	0	9	9	9	0	32
$add\ 80008$	0	9	22	9	0	32
Lw 80012	<u>35</u>	9	8		0	
bne <i>80016</i>	5	8	21		2 / (8)	
$add\ 80020$	0	19	20	19		32
j 80024	2			20000 /	(80)	000)
80028	• • •					

80028 - 80020 = 8

PC+4+offset=80028

■ Modification:

- All MIPS instructions are 4 bytes long
- PC-relative addressing refers to the number of words
- □ The address field at 80016 above should be 2 instead of 8



计算机学院 系统结构与系统软件实验室



■ While branch target is far away

- Inserts an unconditional jump to target
- **Invert** the **condition** so that the branch decides whether to skip the jump

■ Example 2.21 Branching far away

• Given a branch:

```
beq $s0, $s1, L1
```

Rewrite it to offer a much greater branching distance:

```
bne $s0, $s1, L2
j L1
```

L2:



Summary of MIPS architecture in Ch. 2



□ RISC-V Instruction Format

Namec		Fields Fields					Co
Field size	7bits	5bits	5bits	3bits	5bits	7bits	All MIPS i
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic
I-type	immediat	te[11:0 <i>]</i>	rs1	funct3	rd	opcode	Loads & im
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	
SB-type	imm[12,10:5]	rs2	rs1	funct3	imm[4:1,11]	opcode	Condition
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditi
U-type		immediate[3	31:12]		rd	opcode	Upper im

RISC-V Operands & Conventions

Name	Example
32 registers	\$zero, ra, sp, gp, tp, t0-t6, s0~s11, a0-
Mem words	Memory[0], Memory[8], Memory[10], , Memory[18,446,744,073,709

Name	Register no.	Usage	Pr
x0(zero)	0	The constant value 0	
<i>x</i> 1(ra)	1	Return address(link register)	
<i>x</i> 2(sp)	2	Stack pointer	
<i>x</i> 3(gp)	3	Global pointer	
<i>x</i> 4(tp)	4	Thread pointer	
$v_{5} = v_{7}(t_{0} + 2)$	5-7	Temporaries	

□ MIPS assembly language



Why not begi?

Arithmetic

- □ add \$s1, \$s2, \$s3
- subtract sub \$s1, \$s2, \$s3
- □ add immediate addi \$s1, \$s2, -3 (Note:subi does not exist)

Data transfer

- load word
 Iw \$s1, 100(\$s2)
- store word sw \$s1, 100(\$s2)
- □ store byte sb \$s1, 100(\$s2)
- □ load upper immediate lui \$s1, 100

Conditional branch

branch on equal

- beq \$s1, \$s2, 25
- □ branch on not equal bne \$s1, \$s2, 25
- set on less than slt \$s1, \$s2, \$s3
- set on less than immediate slti \$s1, \$s2, 100

Unconditional jump

- □ jump j 2500
- □ jump register jr \$ra
 - jump and link jal 2500

计算机学院 系统结构与系统软件实验室



■ MIPS addressing mode summary

Register addressing:

add \$s0,\$s0,\$s0

Base or displacement addressing:

lw \$\$1,0(\$\$0)

Immediate addressing:

addi \$s0,\$s0,4

PC-relative addressing:

beq \$s0,\$s1,L1

Pseudodirect addressing:

Address1








Five MIPS addressing modes







p135-P136

■ Example 2.22 Decoding machine code

Machine instruction

(Bits: 31 28 26 5 2 0) 0000 0000 1010 1111 1000 0000 0010 0000

Decoding

□ Determine the operation from opcode
 op: 000000 → R-format instruction

 op
 rs
 rt
 rd
 shamt
 funct

 000000
 00101
 01111
 10000
 00000
 100000

funct: $100000 \rightarrow add instruction$

Determine other fields

Tielus


rs: \$a1; rt: \$t7; rd: \$s0

■ Show the assembly instruction add \$s0, \$a1, \$t7 (Note: add rd,rs,rt)



2.10 Translanting and Starting a Program





Start a C program in a file on disk to run



object file

Compiling

 $lue{}$ C program \rightarrow assembly language program

■ Assembling

- \blacksquare Assembly language program \rightarrow machine language module
- pseudoinstructions
 move \$t0,\$t1 # register \$t0 gets register \$t1
 add \$t0,\$zero, \$t1 # register \$t0 gets 0+register \$t1
- Symbol table
 - A table that matches name of **lables** to the addresses of the memory words that instructions occupy.

□ Object file of UNIX (six distinct pieces)

- object file header—size and position of the other pieces
- Text segment
- static data segment and dynamic data





■ The relocation information

- □ identifies absolute addresses of instruction and data words when the program is loaded into memory
- Symbol table
- debugging information

Object file beede:			
Object file header			
	Name	Procedure A	
	Text size	100 _{hex}	
	Data size	20 _{hex}	
Text segment	Address	instruction	
	0	lw \$a0, 0(\$gp)	
	4	jal 0	
	•••••		
Doto cogmont	0	(X)	
Data segment	•••••		
Relocation information	Address	Instruction type	Dependency
	0	lw	X
	4	jal	В
Symbol table	label	Address	
	X		
	В		






Linking

- Object modules(including library routine) → executable program
- 3 step of Link
 - Place code and Data modules symbolically in memory
 - Determine the addresses of data and instruction labels
 - Patch both the internal and external references (Address of invoke)

MIPS memory allocation for program and data





Loading

- Determine size of text and data segments
- Create an address space large enough
- Copy instructions and data from executable file to memory
- Copy parameters (if any) to the main program onto the stack
- Initialize registers and set \$sp to the first free location
- Jump to a start-up routine

Link object file A & B

2.13 A C Sort Example

to Put it All Together

- **□** Three general steps for translating C procedures
 - Allocate registers to program variables
 - Produce code for the body of the procedures
 - Preserve registers across the procedures invocation

□ Procedure *swap*

```
C code
swap (int v[], int k)
{
   int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
```



Register allocation for swap

- swap is a leaf procedure, nothing to preserve
- MIPS code for the procedure swap

□ Procedure body

```
swap: sll $t1, $a1, 2  # $t1 = k * 4 add $t1, $a0, $t1  # $t1 = v + (k * 4)  # $t1 has the address of v[k] lw $t0, 0($t1)  # $t0 \leftarrow v[k] lw $t2, 4($t1)  # $t2 \leftarrow v[k+1] sw $t0, 4($t1)  # v[k+1]) \rightarrow v[k] \rightarrow v[k] \rightarrow v[k] \rightarrow v[k] \rightarrow v[k+1]
```

□ Procedure return

jr \$ra # return to calling routine





V[0]

V[2]

V[n-1

□ Procedure *sort*

C code

■ **Register allocation** for *sort*

- Passing parameters in sort
- Preserving registers in sort \$ra, \$s0, \$s1, \$s2, \$s3



学 计算机学院 系统结构与系统软件实验室

Code for the procedure sort

Saving registers

```
addi $sp, $sp, -20
                            # make room on stack for 5 registers
sort:
             $ra, 16($sp)
                            # save $ra on stack
        SW
        sw $s3, 12($sp) # save $s3 on stack
        sw $s2, 8($sp) # save $s2 on stack
        sw $s1, 4($sp) # save $s1 on stack
             $s0, 0($sp) # save $s0 on stack
        SW
```

□ Procedure body{Outer loop {Inner loop} }

Restoring registers

```
1w $s0, 0(\$sp)
exit1:
                                 # restore $s0 from stack
        lw $s1, 4($sp)
                                 # restore $s1 from stack
        lw $s2, 8($sp)
                                 # restore $s2 from stack
        lw $s3, 12($sp)
                                 # restore $s3 from stack
        lw $ra, 16($sp)
                                 # restore $ra from stack
        addi $sp, $sp, 20
                                 # restore stack pointer
```

■ Procedure return

return to calling routine









□Code for Procedure body

Outer loop—first for loop

for
$$(i = 0; i < n; i + = 1)$$

Move parameters

```
move \$s2, \$a0 # \$s2 \leftarrow \$a0 (\$a0: base address)
```

move \$s3, \$a1 # $\$s3 \leftarrow \$a1$ (\$a1: array size)

Outer loop

move \$s0, \$zero # \$s0
$$\leftarrow$$
 \$zero ($i = 0$)

for 1 tst: slt \$t0, \$s0, \$s3 # test if \$s0 >= \$s3 (i >= n)

beq t0, zero, exit1 # go to exit1 if s0 = s3 (i >= n)

Solution (body of first for loop is second *for* loop)

exit2: addi \$s0, \$s0, 1 # i = i + 1

j for1tst # jump to test of outer loop

exit1:



计算机学院 系统结构与系统软件实验室

■ Inner loop-- second *for* loop is body of first *for* loop

for (
$$j = i - 1; j >= 0 & v[j] > v[j+1]; j-= 1$$
){
 addi \$\$1,\$\$0,-1 # $j = i - 1$

for 2tst: slti \$\$t0,\$\$\$s1,0 # test if $j < 0$
 bne \$\$t0,\$\$zero, exit2 # go to exit2 if $j < 0$
 sll \$\$t1,\$

add \$t2, \$s2, \$t1 # \$t2 = the address of v[j]

1w \$t3, 0(\$t2) # \$t3 = v[j]

1w \$t4, 4(\$t2) # \$t4 = v[j+1]

slt \$t0, \$t4, \$t3 # test if v[j+1]>=v[j]

beq t0, zero, exit2 # go to exit2 if v[j+1]>=v[j]

(body of first for loop)

• • • • • • • • • • • • • • • •

addi
$$\$s1, \$s1, -1$$
 # $j = j - 1$
j for2tst # jump to test of inner loop

exit2:





body of first for loop

Pass parameters and call

```
move $a0, $s2  # $a0\leftarrow$s2 ($s2 : base address of the array )

move $a1, $s1  # $a1\leftarrow$s1 ($a1\leftarrow j)

Call function swap(int v[],int k)

jal swap  # ($a0 might be changed in swap)
```

□ Notice:

The Full Procedure

1. Why are \$a0 and \$a1 saved?

\$a0 is the base of the array v. \$a0 will be used repeatedly and might be(actually not here) changed by the procedure swap.

\$a1 is the size of the array v. \$a1 will be used repeatedly and changed before the procedure swap is called.

2. Why are they not pushed to stack?

Register variable is faster



2.15 Arrays versus Pointers



□ Two C procedures

Array version

```
clear1 ( int array[ ], int size )
{    int i;
    for ( i = 0 ; i < size ; i = i + 1 )
        array[i] = 0;
}</pre>
```

Pointer version

```
clear2 ( int *array, int size )
{
    int *p;
    for ( p = &array[0]; p < &array[size]; p = p + 1 )
        *p = 0;
}</pre>
```



Pointers



■ Assembly code for clear-1 procedure (array version)

```
move $t0, $zero # i = 0
loop1: sll $t1, $t0, 2 # t1 = i * 4
      add $t2, $a0, $t1 # $t2 = address of array[i]
      sw \$zero, 0(\$t2) # array[i] = 0
      addi $t0, $t0, 1 # i = i + 1
      slt $t3, $t0, $a1 # test if i < size
      bne $t3, $zero, loop1 # if ( i < size ) go to loop1
      ir $ra
```

This code works as long as **size** is greater than 0: In this case, the loop will be executed once even though the value of the size parameter is invalid. Actually, size > 0must be checked at first.

Pointers



■ Assembly code for clear-2 procedure (pointer version)

```
move $t0, $a0  # p = the start address of the array[]
sll $t1, $a1, 2  # $t1 = size * 4
add $t2, $a0, $t1  # $t2 = &array[size](address of array[size])
loop2: sw $zero, 0($t0)  # Memory[p] = 0
addi $t0, $t0, 4  # p = p + 4
slt $t3, $t0, $t2  # $t3 = (p < &array[size])
bne $t3, $zero, loop2  # if (p < &array[size]) go to loop2
jr $ra
```

This code works as long as size is greater than 0.

- **□** Compare the two versions
 - Array version has the "multiply" and add inside loop
 - Pointer version reduces instructions/iteration from 6 to 4
- **□** For modern compliers, both ways are the same



2.16 Real Stuff: IA-32 Instructions



- □ The Intel IA-32
- Reading: *2.15~2.20 for 5th Edition
- 1978 intel 8086
 - □ 16-bit architecture
 - Is not considered a general-purpose register
- 1980 intel 8087 floating-point coprocessor
- 1982 80286 extended the 8086 architecture by
 - Increasing Address Space to 24 bits
 - Manipulate the protection model
- 1985 80386 extended the 80286 architecture
 - □ 32-bit architecture with 32-bit registers
 - □ 32-bit address space
 - Add paging support in addition to segmented addressing
 - Nearly a general-purpose register machine?





- 1989~95 Higher performance
 - □ 80486 in 1989
 - □ Pentium in 1992
 - □ Pentium Pro in 1995
- 1997 Expand Pentium and Pentium Pro with MMX
- 1999 Expand Pentium with SSE(SIMD) as Pentium III
 - 8 separate registers, double their width to 128 bits
 - □ Add a single-precision floating-point data type
 - 4 32-bit floating-point operations can be performed in parallel
 - □ Cache prefetch instructions
- 2001 Intel Pentium 4
- 2003 A company other than Intel enhanced the IA-32 architecture
 - AMD
 - Executing all IA-32 instructions with 64-bit Address space & data
- 2004 Intel capitulates and embraces AMD64





■ 80x86 registers and data addressing modes

- 80386 extended all 16-bit registers but segment ones to 32 bits
- GPR (general-purpose register)
- Addressing modes
 - Register indirect
 - Based mode with 8- or 32-bit displacement
 - Base plus scaled index
 - Base plus scaled index with 8- or 32-bit displacement

■ 80x86 integer operations

- Data movement instructions
- Arithmetic and logic instructions
- Control flow
- String instructions

IA-32 Register and Data Addressing Modes



Name	31	0	Use		
EAX			GPR 0	Nome	
ECX			GPR 1	Name	F
EDX			GPR 2		•
EBX			GPR 3	\$zero	
ESP			GPR 4	\$v0-\$v1	
EBP			GPR 5		
ESI			GPR 6	\$a0-\$a3	
EDI			GPR 7		
ı	cs		Code segment pointer	\$t0-\$t7	
			•	\$s0-\$s7	
	SS		Stack segment pointer (top of stack	\$t8-\$t9	,
	DS		Data segment pointer 0	\$gp	
	ES		Data segment pointer 1	\$sp	
	FS		Data segment pointer 2		
	GS		Data segment pointer 3	\$fp	
EIP			Instruction pointer (PC)	\$ra	
EFLAGS			Sondition codes的与系统	4 住宝脸	常

Name	Regist er no.	Usage
\$zero	0	The constant value 0
\$v0-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Saved
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Framer pointer
\$ra	31	Return address



Instruction types for ALU & data transfer

Source/destination operand type	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate




Some typical IA-32 Integer Operations

Instruction	Function
JE name	If equal (CC) EIP= name}; EIP- 128 ≤ name < EIP + 128
JMP name	{EIP = NAME};
CALL name	SP = SP - 4; M[SP] = EIP + 5; EIP = name;
MOVW EBX,[EDI + 45]	EBX = M [EDI + 45]
PUSH ESI	SP = SP - 4; $M[SP] = ESI$
POP EDI	EDI = M[SP]; SP = SP + 4
ADD EAX,#6765	EAX = EAX + 6765
TEST EDX,#42	Set condition codea (flags) with EDX & 42
MOVSL	M[EDI] = M[ESI]; EDI = EDI + 4; ESI = ESI + 4

Typical 80x86 instruction format







计算机学院 系统结构与系统软件实验室

2.18 Concluding Remarks



- Two principles of stored-program computers
 - Use instructions as numbers
 - Use alterable memory for programs
- **□** Four design principles
 - Simplicity favors regularity
 - Smaller is faster
 - Make the common case fast
 - Good design demands good compromises
- **■** MIPS instruction set



2.19 History of Instruction Set Development



- Accumulator Architectures
 - Only 1 register for arithmetic instructions: accumulator
 - Memory-based operand-addressing mode
- **■ Example 2.23** Compiling C code to accumulator instructions
 - \blacksquare C code: A = B + C;
 - Accumulator instructions:

```
load AddressB # Acc = Memory[AddressB], or Acc = B
add AddressC \# Acc = Acc + Memory[AddressC], or Acc = B + C
store AddressA \# Memory[AddressA] = Acc, or A = B + C
```

- **Extended Accumulator Architectures**
 - Intel *i*86





□ General-Purpose Register Architectures

- Register-memory architecture
 - **80386**
 - □ IBM 360
- Load-store or register-register architecture
 - □ CDC 6600
 - MIPS
- DEC's VAX architecture
 - Allow any combination of registers and memory operands
 - Memory-memory architecture
- Example 2.24 Compiling C code to memory-memory instructions
 - lacksquare C code: A = B + C;
 - instructions:

add AddressA, AddressB, AddressC







■ Compact Code and Stack Architectures

- Variable-length instructions
 - To match the varying operand specifications
 - □ To minimize code size
- Stack model of execution
 - □ All registers are abandoned, so the instructions are short.
 - □ Push, pop

Example 2.25 Compiling C code to stack instructions

- C code: A = B + C;
- **Stack** instructions:

```
push AddressC # Top = Top+4; Stack[Top]=Memory[AddressC]
     AddressB # Top = Top+4; Stack[Top]=Memory[AddressB]
push
add
                # Stack[Top-4]= Stack[Top]+Stack[Top-4];Top=Top-4;
      AddressA # Memoryp[AddressA]=Stack[Top]; Top=Top-4;
pop
```





☐ High-Level-Language Computer Architecture

- Goal: hardware more like programming languages
- Finally failed

■ Reduced Instruction Set Computer Architecture (RISC)

- Fixed instruction lengths
- Load-store instruction sets
- Limited addressing modes
- Limited operations
- MIPS, Sun SPARC, Hewlett-Packard PA-RISC
- IBM PowerPC, DEC Alpha





END