

**Name:** Harsh Kumar

**Roll No.:** 24M1157

**Branch:** ICS (EE6)

**Project Title:** \*Design and Implementation of Dual Clock Asynchronous FIFO

## **1. Introduction:**

In digital systems, efficient data transfer between different clock domains is crucial, particularly in scenarios involving burst data transfer. Asynchronous FIFO (First-In, First-Out) memory is a widely used solution for such tasks, allowing seamless data exchange between components operating at different clock speeds. This project involves the design and implementation of a Dual Clock Asynchronous FIFO to handle burst data transfer between two clock domains.

The FIFO is designed with a depth of 64 and a data width of 8 bits, and it incorporates advanced synchronization techniques such as a 7-bit gray code counter and a double synchronizer to ensure reliable operation across the clock domains.

## **2. Design Methodology:**

### **2.1 FIFO Architecture:**

The Dual Clock Asynchronous FIFO is designed to handle data transfer between a write clock domain and a read clock domain. The FIFO operates asynchronously, meaning that the write and read clocks are independent of each other.


### **Key Features:**

- FIFO Depth: 64 entries.
- Data Width: 8 bits.
- Dual clock domains for independent write and read operations.

## Design Implementation:

**7-bit Gray Code Counter:** Used for the write and read pointers to prevent glitches during clock domain crossing. The gray code ensures that only one bit changes at a time, reducing the chances of errors.-

**Double Synchronizer:** Implemented to synchronize the write and read pointers across the two clock domains. This ensures reliable data transfer without metastability issues.



## 2.2 Clock Domain Crossing Synchronization

Clock domain crossing (CDC) is a critical aspect of asynchronous FIFO design. The use of a gray code counter and double synchronizer helps in safely transferring data between the different clock domains.

Gray Code Counter:

- Reduces the risk of metastability by changing only one bit during a transition.
- Ensures reliable pointer updates across clock domains

## Double Synchronizer:

- Two-stage flip-flop used to synchronize the gray-coded pointers between clock domains.
- Helps in preventing metastability by allowing the signal to stabilize before being used.

## 3. Verification and Testing:


The FIFO operation was verified using a testbench that simulates various scenarios, including Full and Empty conditions. The write clock was set to 50 MHz, and the read clock was set to 10 MHz, representing a realistic use case where the write operation is significantly faster than the read operation.

### Testing Results:

Full Condition: The FIFO correctly indicated when it was full, preventing any further data writes.




Empty Condition: The FIFO correctly indicated when it was empty, ensuring that no invalid data was read.

Timing Analysis: Positive setup and hold timing slacks were achieved, confirming the reliability of the design. The timing analysis was performed using Intel Timing Analyzer.



Timing Analyzer - C:/New\_Disk/IIT\_BOMBAY/intelFPGA\_lite/18.1/placement\_project/Aysnc-FIFO-master/Design\_Files/FIFO - FIFO

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions   

☒ Slow 1100mV 85C Model

☐ Slow 1100mV 0C Model

☐ Fast 1100mV 85C Model

☐ Fast 1100mV 0C Model

	Clock	Slack	End Point TNS
1	w_clk	16.626	0.000
2	r_clk	96.681	0.000

#### 4. Conclusion:

The project successfully demonstrated the design and implementation of a Dual Clock Asynchronous FIFO for burst data transfer between different clock domains. The use of a 7-bit gray code counter and double synchronizer ensured reliable operation, while the verification process confirmed the FIFO's ability to handle Full and Empty conditions with positive timing margins.