

Delay Analysis and Buffer Sizing for Priority-Aware Networks-on-Chip (NoC)

Baoliang Li^{a,*}, Zeljko Zilic^b, Wenhua Dou^a

^aCollege of Computer Science, National University of Defense Technology, Changsha 410073, P.R. China

^bDepartment of Electrical & Computer Engineering, McGill University, Montreal H3A-2A7, Quebec, Canada

Abstract

The worst-case end-to-end delay and buffer requirement analysis is especially important for the development of real-time applications based on the priority-aware wormhole-switched Network-on-Chip (NoC). In this paper, we first build an Real-Time Calculus (RTC) based performance model for the priority-aware wormhole-switched NoC. Then, we propose an end-to-end delay analysis algorithm and a buffer sizing algorithm based on this model. The latency analysis algorithm can give much tighter delay bound than the deterministic network calculus based method, because it takes the maximum service capability and minimum arrival rate into consideration. The buffer sizing algorithm tries to reduce the buffer space required for each flow without violating the deadline constraint, which improves the backlog bound obtained by the link-level buffer-space analysis method. Both algorithms are topology-independent, taking the architecture parameters and the flow specifications as input, they can give the end-to-end delay bound and buffer requirement of each flow. Our algorithms enable the fast performance evaluation and buffer allocation of priority-aware wormhole-switched NoC, which can be used for application mapping, routing selection and power reduction, etc. The comprehensive comparison with other theoretical models indicates that our method outperforms existing methods while the tightness of delay bound and buffer requirement are considered. The correctness of our performance model is verified by simulation results.

Keywords: Networks-on-Chip (NoC), delay bound, buffer sizing

1. Introduction

The conventional on-chip interconnection paradigms, e.g. bus, ring and point-to-point links, are not able to meet the strict and complex communication

*Corresponding author. Tel: (514)692-3141
Email address: happybaoliang@gmail.com

requirements of modern large-scale Chip-MultiProcessor (CMP) and System-on-Chip (SoC). As an alternative, Networks-on-Chip (NoC) is proposed to provide better scalability and higher power efficiency. Although various proposals have emerged, each focusing on improving different performance metrics of NoC, e.g. end-to-end latency and throughput, most of the existing researches are focusing on the improvement of average performance, and simulation is the most widely used performance evaluation method. However, there are a variety of on-chip applications, which are sensitive to the worst-case communication performance of NoC. Designing the on-chip real-time communication infrastructure for these applications and analyzing its feasibility is a major challenge for researchers.

To meet the rigorous real-time communication requirement, various special hardware implementations have been proposed, e.g. Time-Division Multiplexing-Access (TDMA) [3], circuit-switch [4] and time-triggered switch [5]. Whereas, the average performance and resource utilization of these proposals are very poor. In contrast, wormhole-switched NoC is widely used in on-chip network due to its simplicity and high-efficiency. Thus, providing real-time communication support on the conventional wormhole-switched NoC becomes the most promising solution to meet both average-case and worst-case communication requirements. To achieve this goal, a special scheduling policy (e.g. DifServ [6] or priority-aware implementation [7, 8, 9]) or flow control mechanism (e.g. [10, 11]) must be integrated into the conventional wormhole-switched NoC. A key step before the wormhole-switched NoC is adopted as the platform of real-time communication is to check whether the deadline constraints of all the real-time flows are met. An effective buffer analysis approach is also needed to optimize the buffer allocation under the real-time constraint, since the on-chip buffer usually contributes to a significant portion of the entire router's power and area [12, 13].

An accurate worst-case delay analysis is crucial for the application of wormhole switched NoC in real-time communication, since an overoptimistic estimation will lead to the violation of the deadline, while an overly pessimistic estimation will make the utilization of on-chip resource very low. The conventional simulation-based method is not appropriate for the analysis of worst-case delay, because the worst-case scenarios are hard to be captured by simulation. As an alternative, the analytical methods can establish the relationship between performance metrics and design parameters, and give the worst-case performance immediately. Lots of research [7, 14, 15, 16, 11, 8] has focused on the analysis of worst-case delay bound for the priority-aware wormhole-switched networks. Among all these analytical methods, the Link-Level Analysis (LLA) [14][18] and Deterministic Network Calculus (DNC) [15] based model outperform the others when the tightness of performance bound is considered. The LLA assumes that the packets arrive periodically, and the buffer size of wormhole-switched NoC is sufficiently large to eliminate the influence of flow control on the delay bound. The DNC based method [15] overcomes these two limitations by utilizing the advanced operators and properties of the DNC theory. However, the delay bound obtained by the DNC method [15] can be further improved if the maximum service capability of routers and the minimum arrival rate of traffic are taken into consideration. These two factors can be utilized to improve the

50 output arrival curves of high-priority flows and the leftover service curves of the low-priority flows.

Motivated by this observation, we first construct a novel performance model for the priority-aware wormhole-switched NoC with credit-based flow control, and then propose a delay analysis algorithm and a buffer sizing algorithm based on this model. The theoretical framework of our performance model is the 55 Real-Time Calculus (RTC) theory [17], which is originally used for the real-time analysis of task scheduling. To the best of our knowledge, it is the first time this theory is used to model and analyze the performance of NoC. The main contribution of this paper is two-fold: (1) We propose an end-to-end delay 60 analysis algorithm for the priority-aware wormhole-switched NoC based on our performance model. The delay bound obtained by our algorithm is much tighter than the DNC method [15]. The output of this algorithm can be used for the design space exploration, IP core mapping, task mapping, routing selection, etc. (2) We propose a buffer sizing algorithm, which can be used to minimize 65 the design cost and power consumption of the application-specific wormhole-switched NoC. Our algorithm considers the impact of flow control on the delay bound, and only allocates just enough buffer at each router for the real-time flows to meet their deadline. When applied to guide the buffer allocation of priority-aware wormhole-switched NoC, our algorithm can further reduce the 70 buffer size computed by the Link-Level Analysis based method [18].

The rest of this paper is organized as follows: we present the existing real-time communication proposals and its related performance analysis methods in Section 2. In Section 3, the basic assumptions on priority-aware wormhole-switched NoC and a brief introduction to the RTC theory are presented. The 75 detailed modeling process is presented in Section 4, where we also propose the end-to-end delay analysis algorithm and buffer sizing algorithm. We present the experimental results and comparison with other analytical methods in Section 5. Finally, we summarize our paper in Section 6.

2. Related Work

80 Since introduced in 2001 [19], various NoC proposals have emerged to meet different on-chip communication requirements. The main requirements posed to NoC by on-chip applications are latency and bandwidth. To meet these demands, NoC is designed to be either best-effort or guaranteed-service, depending on the hardware cost and application requirements. Best-effort NoC can make 85 better use of the on-chip shared resource, but it does not necessarily provide any performance guarantee for the applications. To provide the guaranteed services for different applications, a simple and effective solution is classifying these applications into several service classes, each with different priorities, and the network provides services according to the priority of each class. Representative 90 implementations of this idea include QNoC [20], fixed-priority NoC [7] and Æthereal [3] etc. The performance evaluation method for both best-effort and guaranteed service NoC include the average-case analysis and worst-case analysis. For the average-case analysis, simulation- and probability-based methods

hold the dominant position for both of these two categories. However, for the worst-case analysis, simulation is not competent due to the difficulty in covering all the corner cases. The analytical worst-case analysis of these two categories is also slightly different.

Synchronous Data Flow (SDF) graph [21] and DNC [22] have been presented to model the worst-case performance bounds of best-effort NoC. The former method assumes the traffic flow to be periodical, and the latter one eliminates this constraint to allow the traffic to be arbitrary patterns. In [22], the authors build an analytical performance model with DNC taking the various contentions and flow control into consideration. This result is further extended in [23], where the traffic splitter is proposed to support the multi-path routing policies. Another method is presented in [24] to compute the worst-case delay for conventional wormhole-switched network, and a real-time Wormhole Channel Feasibility Checking (WCFC) algorithm is proposed. This research is further extended to calculate the bandwidth and delay bounds in [25], and used for topology synthesis of best-effort NoC in [26].

The worst-case delay bound for the priority-aware wormhole-switched networks has been extensively studied. In [16], the contention tree model was proposed to analyze the feasibility of real-time traffic delivered by priority-aware wormhole-switched NoC. It improves the previous results, e.g. lumped link model [11] and dependency graph model [8], by allowing the concurrent link usage. The Flow-Level Analysis (FLA) proposed in [7] improves the results obtained by contention tree model [16], lumped link model [11] and dependency graph model [8]. A comprehensive comparison between FLA and the other method can be found in [27], in which several defects of the previous method are illustrated and the advantages of FLA are highlighted. The LLA [14] improves the FLA by treating each link segment separately. Two buffer sizing methods based on FLA and LLA, i.e. Flow-Level Buffer-space Analysis (FLBA) and Link-Level Buffer-space Analysis (LLBA), are proposed in [18] to estimate the buffer size of priority-aware wormhole-switched NoC. Whereas, both FLA and LLA assume the traffic arrives periodically and the router has sufficiently large buffer size, which is a significant simplification to the realistic traffic pattern and router implementation. In addition, the FLBA and LLBA can only compute the minimum buffer size at each router to prevent flow control. We can further reduce the buffer size as long as the deadline constraint is not violated.

On the other hand, although the DNC based performance model for best-effort NoC proposed in [22] can also be applied to the analysis of priority-aware wormhole-switched NoC, the obtained performance bounds are very conservative, especially for the high-priority flows. This is because it does not take the priority into consideration. To overcome this limitation, a revised DNC performance model was proposed to analyze the worst-case delay of priority-aware wormhole-switched NoC in [15]. But we found that the DNC method in [15] can be further improved if we take the maximum service capability of each router and minimum arrival rate of each flow into consideration. Motivated by this observation, we adopt the RTC theory [17] to build the worst-case performance model for the priority-aware wormhole-switched NoC. Real-time

calculus extends the DNC theory [28] by integrating the minimum arrival curve and maximum service curve to characterize more detailed information about the traffic and service processes. Due to its ability of analyzing complex system, RTC theory has been widely used in the modeling and analysis of Controller Area Network [29], FlexRay [30], etc. To ease the application of RTC, a toolbox has been implemented in [31] to support the numerical calculation.

3. Preliminaries

3.1. Basic Assumptions

In this paper, the entire priority-aware NoC is represented as a directional network topology graph $G : V \times E$, where V and E represent the set of routers and links respectively. Each link $e_{i,j} \in E$ corresponds to a physical channel connecting the two routers R_i and R_j . A flow is a sequence of packets with the same transmission path, source address and destination address. Packet of different flows generated by a Intellectual Property (IP) core are buffered at different queues within the corresponding Network Interface (NI). Each packet is comprised of one head flit, one tail flit and several body flits. The path of a flow f_i traversed is defined as a router chain starting from the injection router (denoted as $start_i$) and ending at the ejection router (denoted as end_i). The set of all the flows in the network is denoted as \mathcal{F} , and each flow $f_i \in \mathcal{F}$ has a fixed-priority P_i and deadline D_i . The set of routers along the path of f_i is denoted as \mathcal{R}_i , and the set of links a flow f_i traversed is denoted as Γ_i . There exists contention between flow f_i and f_j , if and only if $\Gamma_i \cap \Gamma_j \neq \emptyset$. For all the router R_j along the path of flow f_i , denote the set of contending flows at R_j sharing the same priority with f_i as Θ_{R_j, f_i} , the set of contending flows at R_j with lower priorities than f_i as Ω_{R_j, f_i} , and the buffer size reserved at R_j for f_i as B_{R_j, f_i} .

The router we considered is the priority-aware wormhole-switched router proposed in [7] and further discussed in [9][11][14]. Each router has the same number of input and output ports, and each input port has sufficient number of Virtual Channel (VC) buffer to accommodate all the incoming packets of different priority levels. The allocation of VC is determined by the VC allocator. The buffer depth of each VC is finite, and the credit-based flow control [32] is adopted between adjacent routers to prevent buffer overflow. To ensure the predicable transmission delay, a deterministic routine computation module is used to determine the output port of each packet. The crossbar is utilized to switch traffic from input ports to the output ports, and the switch operation is determined by the switch allocator. The switch allocator is priority-aware, if multiple flits from different input ports or different VCs of the same input port contend for the same output port, it will only grant the flit with the highest priority. Flits from a lower priority can transmit a flit, if and only if there are no contending flits from higher priority or the higher-priority flits are self-blocked due to the insufficiency of VC buffer at the downstream router.

The micro-architecture of the priority-aware router considered in this paper has standard pipeline stages, i.e. Buffer-Write (BW), Route Computation

(RC), VC Allocation (VA), Switch Allocation (SA), Switch Traversal (ST) and Link Traversal (LT). For the detailed description about the implementation and functionality of these pipeline stages, please refer to [33]. Each head flit should go through all these stages to determine the path and reserve a VC for the following non-head flits. Non-head flits skip the RC and VA stages since the routine and VC have been determined by head flit. Router resource and control information reserved for a packet will be released only after the tail flit of this packet has been departed from the router. An additional priority field in the head flit is required for the routers to schedule multiple contending flows according to their priority. Although we focus on the standard router, our method can be easily modified to support other router micro-architecture, e.g. single-cycle router [9][7][11][14] and speculation-based router [33]. We will demonstrate the adoption of our model in a single-cycle router in subsection 5.1. To simplify our analysis, we also assume that the entire chip is synchronous, with clock frequency f and period T . Our method can also be applied to analyze Global Asynchronous Local Synchronous (GALS) NoC with little modification, because the routers located in different voltage-frequency islands can be synchronized with a half cycle synchronizer [34], corresponding to a fixed-latency element in DNC theory [28].

Our performance model is topology-independent, but to demonstrate the basic idea, we take the mesh topology shown in Fig. 1 as an example throughout this paper. Routers in the mesh topology have at most five input/output ports, corresponding to the four cardinal directions (West, East, North and South) and the Local IP core. There are four traffic flows in Fig. 1, i.e. f_1 , f_2 , f_3 and f_4 . We must emphasize that, although there are only four flows in the network, it is sufficient to demonstrate the idea of our method, and our method can handle more traffic flows efficiently. Our method extends the existing methods in [14][15] to allow multiple flows to share the same priority. Flits of different flows sharing the same priority are served in round-robin order when they contending the same output port. Since the minimum transmission unit in the priority-aware wormhole-switched NoC is flit and a high-priority flit can preempt the transmission of a low-priority flit, the NoC architecture considered in this paper is flit-level preemptive [24].

3.2. Introduction to Real-Time Calculus

Real-time calculus [17] is the theoretic extension of the DNC theory [28], by adding the upper service curve and lower arrival curve to describe the maximum service capability of a system and the minimum arrival rate of a event stream. It is the mathematical basis of the Modular Performance Analysis (MPA) [35] technique used for real-time task scheduling. Due to the space limitation, we only present the definitions of the RTC arrival curve and service curve in this subsection. For more details about this theory, please refer to [17].

Remark 1 (Real-Time Arrival Curve [17]). Denote by $R[s, t)$ the number of events arrived within the time interval $[s, t)$. The lower and upper bounds on




Figure 1: Mesh topology with four real-time traffic flows.

$R[s, t)$ are called the lower arrival curve α^l and upper arrival curve α^u , which satisfy

$$\alpha^l(t - s) \leq R[s, t) \leq \alpha^u(t - s), \forall s < t$$

225 and $\alpha^l(0) = \alpha^u(0) = 0$. The RTC arrival curve for a event stream is denoted as $\langle \alpha^l, \alpha^u \rangle$ for short.

Remark 2 (Real-Time Service Curve [17]). Denote by $S[s, t)$ the number of events that can be processed by the system in the time interval $[s, t)$. The lower and upper bounds on $S[s, t)$ are called the lower service curve β^l and upper service curve β^u , which satisfy

$$\beta^l(t - s) \leq S[s, t) \leq \beta^u(t - s), \forall s < t$$

and $\beta^l(0) = \beta^u(0) = 0$. The RTC service curve for a system is denoted as $\langle \beta^l, \beta^u \rangle$ for short.

230 From these two definitions, we find that the upper arrival curve and lower service curve correspond to the arrival curve and service curve of DNC theory [28]. Similarly, the upper service curve is identical to the maximum service curve of DNC theory. Thus, the two concatenation theorems for service curve (see Theorem 1.46 in [28]) and maximum service curve (see Theorem 1.6.1 in [28]) together form the concatenation theorem for the RTC service curve. Assume 235 a event stream traverses two systems S_1 and S_2 in sequence, and S_i offers an RTC service curve $\langle \beta_i^l, \beta_i^u \rangle$ ($i = 1, 2$) to this event stream. The concatenation

theorem gives the equivalent RTC service curve offered by these two systems to this event stream, which is $\langle \beta_1^l \otimes \beta_2^l, \beta_1^u \otimes \beta_2^u \rangle$.

In this paper, we will utilize the discrete time RTC arrival curve and service curve to characterize the arrived traffic and service capability of the wormhole-switched NoC, since the minimum time unit of this system is the clock period T . Events in the definitions of arrival curve and service curve refer to the arrival and service of flits, respectively. If we obtain the arrival curve $\langle \alpha^l, \alpha^u \rangle$ of a specific flow at specific router and the service curve $\langle \beta^l, \beta^u \rangle$ provided by this router, we can get the output arrival curve $\langle \alpha^{l'}, \alpha^{u'} \rangle$ of this flow and leftover service curve $\langle \beta^{l'}, \beta^{u'} \rangle$ of this router with the following equations [17]:

$$\alpha^{l'} = \min\{(\alpha^l \otimes \beta^u) \otimes \beta^l, \beta^l\} \quad (1)$$

$$\alpha^{u'} = \min\{(\alpha^u \otimes \beta^u) \otimes \beta^l, \beta^u\} \quad (2)$$

$$\beta^{l'} = (\beta^l - \alpha^u) \bar{\otimes} 0 \quad (3)$$

$$\beta^{u'} = \max\{(\beta^u - \alpha^l) \bar{\otimes} 0, 0\} \quad (4)$$

where \otimes , \otimes , $\bar{\otimes}$, $\bar{\otimes}$ correspond to the min-plus convolution, min-plus de-convolution, max-plus convolution and max-plus de-convolution [28].

After we obtain the arrival curve $\langle \alpha_f^l, \alpha_f^u \rangle$ of flow f and the equivalent service curve $\langle \beta_f^l, \beta_f^u \rangle$ offered by the system to flow f , we can get the delay bound by the following equation [28]

$$Delay(f) = H(\alpha_f^u, \beta_f^l) \quad (5)$$

where operator $H(\cdot, \cdot)$ computes the maximal horizontal deviation between its two operands.

4. Delay Analysis and Buffer Sizing

In this section, we first build an RTC based performance model for the priority-aware wormhole-switched NoC. Based on the constructed performance model, we then propose an end-to-end delay analysis algorithm and a buffer sizing algorithm.

The performance model comprises two parts, i.e. traffic model and service model. The traffic model utilizes the RTC arrival curve to describe the arrival process of each flow. We will introduce two methods to obtain the arrival curve in subsection 4.1. The service model characterize the services offered by the priority-aware NoC to each flow. The construction of service model is much more complicated than the traffic model. While constructing the service model, the follow three issues should be considered: (1) Only the head flit needs to traverse the RC and VA stages of a router, because the non-head flits of a packet follow the data-path built by the head flit. To simplify our service model, we need a

special mechanism to characterize the service offered to head and non-head flits in a unified way. (2) Our performance model supports priority sharing among flows. Thus, the leftover service curve provided to the lower-priority flows can only be derived when all the service curves of high-priority flows have been
275 computed. (3) The cyclic-dependence between the adjacent routers caused by flow control prevent us from deriving the end-to-end delay bound with Eq.(5), since the RTC theory is generally applicable to the feed-forward system. Thus, we should first break this cyclic-dependence before analyzing the performance bound. We will discuss the first two issues in subsection 4.2, and the last issue
280 is discussed in subsection 4.3. Finally, we present the delay analysis algorithm and buffer sizing algorithm in subsection 4.4 and subsection 4.5, respectively.

4.1. Traffic Model

The communication in priority-aware wormhole-switched NoC is realized by transmitting packets, and the packet is further divided into flits, which is the
285 minimum transmission unit. Denote by $\langle \alpha^l(\Delta), \alpha^u(\Delta) \rangle$ the flit arrival curve of a flow, namely, the minimum and maximum number of flits can be seen within any time window of length Δ . We can extract the flit arrival curve from the synthetic traffic or communication trace with the sliding window method [17]. For each window length Δ , this method tries to find the maximal and minimal
290 number of arrived flits (corresponding to $\alpha^l(\Delta)$ and $\alpha^u(\Delta)$) by analyzing the time series of flits. However, the obtained flit arrival curve can only be applied to compute the worst-case performance bound at the flit level, because the service model we constructed in the follow subsection characterizes the services provided by the system at the flit level. To obtain the packet level delay bound,
295 this arrival curve must be L -packetized [28]. Denote by $L(n)$ the cumulative packet length (in flits) of the first n packets in a flow, $R(t)$ the cumulative arrived flits by time t . Then, the L -packetizer operator $\mathcal{P}^L(\cdot)$ is defined as $\mathcal{P}^L(R(t)) = \sup_{n \in \mathcal{N}} \{L(n)1_{L(n) \leq R(t)}\}^1$. Intuitively, $\mathcal{P}^L(\cdot)$ can be interpreted as the largest cumulative packet length contained in $R(t)$, as shown in Fig. 2a. For
300 any flit arrival curve $\langle \alpha^l(\Delta), \alpha^u(\Delta) \rangle$, the L -packetized arrival curve can be obtained by applying the following theorem.

Theorem 1 (L -packetized arrival curve). *Suppose a flow has a flit arrival curve $\langle \alpha^l(\Delta), \alpha^u(\Delta) \rangle$, and the maximum packet length (in flits) of this flow is l_{max} . Then, it has an L -packetized arrival curve $\langle \alpha^l(\Delta) - l_{max}1_{\{\Delta > 0\}}, \alpha^u(\Delta) +$
305 $l_{max}1_{\{\Delta > 0\}} \rangle$.*

PROOF. For $\forall t \geq 0, \Delta \geq 0$, according to the basic properties of L -packetizer [28], we have

$$R(t) - l_{max} < \mathcal{P}^L(R(t)) \leq R(t)$$

¹ \mathcal{N} is the set of natural numbers and $1_{\{val\}}$ is the indicator function, $1_{\{val\}} = 1$ if and only if val is true.




Figure 2: Traffic model and service model. (a) Definition of $\mathcal{P}^L(R(t))$. Cumulative arrival function $R(t)$ and the L -packetized cumulative arrival function $\mathcal{P}^L(R(t))$ are represented by the solid line and dotted line, respectively. (b) Real-time calculus arrival curve for periodically arrived traffic with period I and packet length F . The solid line and dotted line represent the upper arrival curve and lower arrival curve. (c) Service model for each pipeline stage. The solid lines and dotted lines represent the upper service curves and lower service curves, respectively.

and

$$R(t + \Delta) - l_{max} < \mathcal{P}^L(R(t + \Delta)) \leq R(t + \Delta).$$

The inequalities above indicate

$$R(t + \Delta) - R(t) - l_{max} < \mathcal{P}^L(R(t + \Delta)) - \mathcal{P}^L(R(t))$$

and

$$\mathcal{P}^L(R(t + \Delta)) - \mathcal{P}^L(R(t)) < R(t + \Delta) - R(t) - l_{max}.$$

Based on the definition 1, the L -packetized flow has a packet arrival curve $\langle \alpha^l(\Delta) - l_{max}1_{\{\Delta > 0\}}, \alpha^u(\Delta) + l_{max}1_{\{\Delta > 0\}} \rangle$, which ends the proof.

We can also directly obtain the L -packetized arrival curve instead of transformation from flit arrival curve for some special cases. For example, suppose all the packets in a flow have the same length F and arrived periodically with period I . By applying the sliding window method [17], we can obtain the flit arrival curve of this flow, which is a pair of staircase functions² $\langle F \cdot u_{I,0}, F \cdot u_{I,I} \rangle$. As shown in Fig. 2b, the obtained flit arrival curve which is equal to the L -packetized arrival curve $\mathcal{P}^L(\alpha)$, since $\mathcal{P}^L(R(t)) = R(t)$, $\mathcal{P}^L(\alpha^l(t)) = \alpha^l(t)$ and $\mathcal{P}^L(\alpha^u(t)) = \alpha^u(t)$.

4.2. Basic Feed-forward Service Model

The service model characterizes the service obtained by each flow along its transmission path, which will be discussed as follows.

²A staircase function $u_{T,\tau} = \lceil \frac{t+\tau}{T} \rceil$ for $t > 0$ and 0 otherwise, where $0 \leq \tau \leq T$ and $\lceil \cdot \rceil$ is the ceiling operator.




Figure 3: Priority-aware network interface structure. Each flow has its dedicated buffer, and the scheduler selects the flit with the highest-priority for transmission at each cycle.

4.2.1. Service Curve Provided by the Source NI

320 If a IP core generates more than one flows simultaneously, the source NI will schedule these flows to go through the output link connecting the source NI and injection router according to their priorities. Figure 3 illustrates the internal structure of this priority-aware NI, where the IP core generates four flows simultaneously. Messages of different flows are encapsulated and stored in
 325 the dedicated buffer for that flow. The priority-aware scheduler selects one flit with the highest-priority at a time for transmission, and imposes an additional latency T to all the flits which traverse it. Thus, the RTC service curve provided by the source NI (denoted as $\langle \beta_{NI}^l, \beta_{NI}^u \rangle$) can also be obtained by applying the sliding window method [17], as shown in Fig. 2c, which is a pair of staircase
 330 functions $\langle u_{T,0}, u_{T,T} \rangle$. Given the set of flow specifications, Algorithm 1 can derive the service curve obtained by each flow at the source NI. The flow specification of f_i is a quadruple $\langle \alpha^l, \alpha^u, \mathcal{R}_i, D_i, P_i \rangle$, which specifies the arrival curve, routine, deadline and priority of a flow.

Algorithm 1 Compute the service curve at source NI

Require: The set of flow specifications

Ensure: The service curve obtained by each flow

- 1: Group the flows with priority P_i into subset \mathcal{F}_i .
 - 2: $\beta_{NI}^{l'} = \lfloor \frac{t}{T} \rfloor$; $\beta_{NI}^{u'} = \lceil \frac{t}{T} \rceil$.
 - 3: **for** each \mathcal{F}_i from highest priority to lowest priority **do**
 - 4: **for** each flow $f_j \in \mathcal{F}_i$ **do**
 - 5: $\beta_{NI,f_j}^l = \lfloor \frac{\beta_{NI}^{l'}}{|\mathcal{F}_i|} \rfloor$; $|\mathcal{F}_i|$ denotes the cardinality of \mathcal{F}_i
 - 6: $\beta_{NI,f_j}^u = \lceil \frac{\beta_{NI}^{u'}}{|\mathcal{F}_i|} \rceil$.
 - 7: **end for**
 - 8: $\alpha^l = \sum_{f_j \in \mathcal{F}_i} \alpha_{f_j}^l$; $\alpha^u = \sum_{f_j \in \mathcal{F}_i} \alpha_{f_j}^u$;
 - 9: $\beta_{NI}^{l'} = (\beta_{NI}^{l'} - \alpha^u) \bar{\otimes} 0$; $\beta_{NI}^{u'} = \max\{(\beta_{NI}^{u'} - \alpha^l) \bar{\otimes} 0, 0\}$.
 - 10: **end for**
-

4.2.2. Service Curve Provided by the Router

While modeling the service capability of routers with RTC, we can analyze the data-path of a flow in a router stage-by-stage. On obtaining the service curves offered by each stage, the service curve provided by the router to a flow can be obtained by concatenating all these service curves. This is significantly different from the existing DNC based model [22, 15], where they treat the entire router as a whole and designate a Latency-Rate (LR) service curve [28] to simplify the performance derivation. Whereas, our model uses the staircase functions to characterize the detailed behavior of this discrete time system. The advantage of our method is that, it can be easily modified to characterize the non-standard router micro-architectures, by simply letting the service curve of non-existed stages to be a burst delay function $\delta_0(t)$ ³. Next, we try to derive the service curves of all these stages:

(1) BW stage, SA stage and LT stage: all the flits within a traffic flow will go through these three stages, and experience a fixed delay T at each stage. The service curves provided by these stages, i.e. $\langle \beta_{BW}^l, \beta_{BW}^u \rangle$, $\langle \beta_{SA}^l, \beta_{SA}^u \rangle$ and $\langle \beta_{LT}^l, \beta_{LT}^u \rangle$, can be derived by applying the sliding window method [17], which are the same as the source NI, as shown in Fig. 2c.

(2) RC stage and VA stage: the latency of head flit experienced at these two stages is T . Although the non-head flits do not go through these two stages, they have to wait for two cycles before entering the SA stage at the worst-case, e.g. the first three body flits of a packet shown in Fig. 4. Thus, a sophisticated solution to construct a unified lower service curve for head flit and non-head flits at these two stages comes from viewing each of these two stages impose an additional delay T for all the flits. Thus, the equivalent lower service curve of these two stages, i.e. β_{RC}^l and β_{VA}^l , can be easily obtained by the sliding window method [17], as shown in Fig. 2c. To derive the upper service curve of these two stages, let us consider the most ‘lucky’ flits of a flow, e.g. the tail flit shown in Fig. 4. This flit can enter the SA stage immediately after it was written into the dedicated VC buffer. For this case, the RC and VA stages impose a zero latency to it. Thus, we can utilize the burst delay function $\delta_0(t)$ to represent the upper service curve of these two stages.

(3) ST stage: each output port of the wormhole-switched NoC has a switch allocator to schedule the switch traversal among all the contending flows at each clock cycle. The notation $\langle \beta_{ST,R_i^p}^l, \beta_{ST,R_i^p}^u \rangle$ is used to identify the service curve obtained by all the contending flows injected into switch port p . For the mesh topology, the port indicator p can be concreted with W (West port), E (East port), S (South port) and N (North port) or L (Local port). Thus, Following the same procedure as BW stage, we can get the service curves $\langle \beta_{ST,R_i^p}^l, \beta_{ST,R_i^p}^u \rangle$, as shown in Fig. 2c.

Alert readers have noticed that, the contention of different flows within a router only occurs at ST stage. For the fixed-priority scheduling policy, switch

³ $\delta_{val}(t) = +\infty$ if $t > val$, and 0 otherwise.




Figure 4: Time-line graph of a packet going through the standard router pipeline. The delayed tail flit enters the ST stage immediately after it is written into the dedicated buffer.

allocators schedule the flow with the highest priority first, flows with the same priority will be served with Round-Robin order. All the unscheduled flows will be imposed an additional latency T due to the failure of switch arbitration.

Denote by $\langle \beta_{ST,R_i}^l, \beta_{ST,R_i}^u \rangle$ the total service curve provided by the ST stage, $\langle \beta_{ST,R_i,f_j}^l, \beta_{ST,R_i,f_j}^u \rangle$ the service curve provided to flow f_j by SA stage of router R_i , and $\langle \beta_{ST,R_i}^{l'}, \beta_{ST,R_i}^{u'} \rangle$ the leftover service curve after serving the flows with higher priority than f_j . In order to obtain the service curve $\langle \beta_{ST,R_i,f_j}^l, \beta_{ST,R_i,f_j}^u \rangle$, we should consider the following two cases:

(a) All the flows contending with f_j at R_i have lower priorities. For the synchronized router architecture, flow f_j gets the total leftover service curve $\langle \beta_{ST,R_i}^{l'}, \beta_{ST,R_i}^{u'} \rangle$.

(b) There exists some contention flows with the same priority as f_j . Since all the flows in Θ_{R_i,f_j} got serviced in Round-Robin order, the service curve provided to f_j is $\langle \lfloor \beta_{ST,R_i}^{l'} / (|\Theta_{R_i,f_j}| + 1) \rfloor, \lceil \beta_{ST,R_i}^{u'} / (|\Theta_{R_i,f_j}| + 1) \rceil \rangle$. After serving all the flows in Θ_{R_i,f_j} , the leftover service curve for low-priority flows can be derived by applying Eq.(3) and Eq.(4).

After we obtained the service curve provided by ST stage to flow f_j , we can get the service curve of the router directly. The equivalent feed-forward service curve of router R_i provided to f_j , i.e. $\langle \beta_{R_i,f_j}^l, \beta_{R_i,f_j}^u \rangle$, can be obtained by concatenating the service curves of all these stages together:

$$\begin{aligned}\beta_{R_i,f_j}^l &= \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l \otimes \beta_{ST,R_i,f_j}^l, \\ \beta_{R_i,f_j}^u &= \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u \otimes \beta_{ST,R_i,f_j}^u.\end{aligned}$$

4.3. Feedback Service Model

To this end, we have construct the traffic model and the feed-forward service model. Whereas, the credit-based flow control introduces cyclic-dependence between the adjacent routers, and leads to self-blocking within a flow due to the insufficiency of buffer space at the downstream router. The cyclic-dependence between the adjacent routers prevents us from deriving the performance bound directly even after we have obtained the service curve reserved at each router




Figure 5: Scheduling network model for flow f_2

for the target flow. In existing literature, this cyclic-dependence is addressed by fixed-point iteration [36] or transformation from marked dataflow graph [37].

In this subsection, we will try to tackle the flow control problem with another solution inspired by [22], where the authors abstract the flow control as a network element (called flow controller) providing a service curve (corresponding to the lower service curve of RTC theory). Then, this service curve is obtained by applying some basic properties of DNC theory [28]. To make the discussion concrete, we take flow f_2 in Fig. 1 as an example and utilize the scheduling network model [17] in RTC theory to visualize the credit-based flow control and complex relationship among f_2 and the other flows, as shown in Fig. 5. We ignore flow f_4 and the flow control of the other flows for brevity and clarity. We also assume that, all the destination IP cores can consume the arrived flits immediately, thus there is no flow control between the ejection router and destination NI. However, to prevent the buffer overflow, the flow control between source NI and injection router is necessary.

A flit in the wormhole router with credit-based flow control will be locked if the credits have been used up. We can abstract the blocking caused by credit-insufficiency as traversing a virtual pipeline stage, called Flow Control (FC) stage, as shown in Fig. 5. The equivalent service curve for this virtual stage can be obtained by the following theorem, which enables us to break the cyclic-dependence caused by flow control and build a comprehensive performance model with RTC.

Theorem 2. Suppose the router provides a feed-forward service curve $\langle \beta^l, \beta^u \rangle$, and the physical link between two routers provides service curve $\langle \beta_{LT}^l, \beta_{LT}^u \rangle$, the buffer size and credit feedback delay are denoted as B and σ , respectively. Then, the flow controller at the upstream router provides an equivalent service curve $\langle \beta^l \otimes \beta_{LT}^l \otimes \delta_\sigma + B, \beta^u \otimes \beta_{LT}^u \otimes \delta_\sigma + B \rangle$, where \bar{f} is the sub-additive closure [28] of f .

PROOF. We will take the flow control between R_9 and R_5 in Fig. 5 as an example to derive the service curve of flow controller. Denote the amount of injected and departed flits at R_5 by time t as $I(t)$ and $D(t)$, and the amount of flits served by R_9 by time t as $A(t)$. The feedback link can be represented as a network element providing upper service curve $\delta_\sigma(t)$. The DNC service curve (i.e. lower service curve of RTC) has been derived in [22], which is $\overline{\beta^l \otimes \beta_{LT}^l \otimes \delta_\sigma + B}$.

In the rest of this proof, we will only derive the upper service curve for the flow controller. For the flow control between router R_9 and R_5 , we have $I(t) \leq A(t)$ for causality and $I(t) \leq D'(t) + B$ due to the effect of flow control, where $D'(t) \leq D \otimes \delta_\sigma(t)$. Thus,

$$I(t) \leq \min\{A(t), D'(t) + B\}.$$

Based on the equivalent definition of upper service curve⁴, we have

$$D(t) \leq I \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u(t).$$

Bring $I(t)$ and $D'(t)$ into this equality, we get

$$\begin{aligned} D(t) &\leq I \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u(t) \\ &\leq \min\{A \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u(t), D \otimes \delta_\sigma \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u(t) + B\}. \end{aligned}$$

By applying Theorem 4.31 in [28], we have

$$D \leq A \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \overline{\beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \delta_\sigma + B}.$$

Thus,

$$\begin{aligned} I &\leq \min\{A, D' + B\} \\ &\leq \min\{A, D \otimes \delta_\sigma + B\} \\ &\leq \min\{A, A \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \overline{\beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \delta_\sigma + B} \otimes \delta_\sigma + B\} \\ &= \min\{A \otimes \delta_\sigma, A \otimes \overline{\delta_\sigma \otimes \beta_{R_5, f_2}^u \otimes \beta_{LT}^u} + B\} \\ &= A \otimes \min\{\delta_\sigma, \overline{\beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \delta_\sigma + B}\} \\ &= A \otimes \overline{\beta_{R_5, f_2}^u \otimes \beta_{LT}^u \otimes \delta_\sigma + B} \end{aligned}$$

where the steps from the third line to the fifth line hold due to the general properties of \otimes operator (see Rule 6 and Rule 7 of Theorem 3.1.5 in [28] for more details), and the last step follows from the definition of sub-additive closure.

⁴please refer to definition 1.6.1 in [28] for more details.

The inequality $I \leq A \otimes \overline{\beta_{R_5, f_2}^u} \otimes \overline{\beta_{LT}^u} \otimes \delta_\sigma + \overline{B}$ implies that the flow controller at R_9 provides an upper service curve $\overline{\beta_{R_5, f_2}^u} \otimes \overline{\beta_{LT}^u} \otimes \delta_\sigma + \overline{B}$. Thus, we can conclude that for any router providing upper service curve β^u , the corresponding flow controller offers an upper service curve $\overline{\beta^u} \otimes \overline{\beta_{LT}^u} \otimes \delta_\sigma(t) + \overline{B}$.

On obtaining the equivalent service curve of flow controller for f_i at router R_j (denoted as $\langle \beta_{FC, R_j, f_i}^l, \beta_{FC, R_j, f_i}^u \rangle$), we get the equivalent service curve of router R_j after breaking the cyclic-dependence loop:

$$\begin{aligned}\beta_{R_j, f_i}^l &= \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l \otimes \beta_{ST, R_j, f_i}^l \otimes \beta_{FC, R_j, f_i}^l, \\ \beta_{R_j, f_i}^u &= \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u \otimes \beta_{ST, R_j, f_i}^u \otimes \beta_{FC, R_j, f_i}^u.\end{aligned}$$

Theorem 2 derives the RTC service curve of a single flow controller, and we can get the service curves of all the flow controllers along the router chain of any flow by applying Theorem 2 iteratively. As shown in Fig. 5, the service curve of a flow controller is determined by the service curves of the downstream flow controllers and routers. Hence, for each flow, we should compute the service curves of flow controllers from the ejection router to the source NI. Take flow f_2 as an example, we have $\beta_{FC, R_5, f_2}^l(t) = \delta_0(t)$ and $\beta_{FC, R_5, f_2}^u(t) = \delta_0(t)$ since there is no flow control between R_5 and destination NI. Then, we compute the service curve of flow controller at R_9 (i.e. $\langle \beta_{FC, R_9, f_2}^l, \beta_{FC, R_9, f_2}^u \rangle$), which is $\langle \overline{\beta_{R_5, f_2}^l} \otimes \overline{\beta_{LT}^l} \otimes \delta_\sigma + \overline{B}, \overline{\beta_{R_5, f_2}^u} \otimes \overline{\beta_{LT}^u} \otimes \delta_\sigma + \overline{B} \rangle$. By applying the concatenation theorem, we can obtain the equivalent service curve provided to f_2 by router R_9 , which can be utilized to derive $\langle \beta_{FC, R_{13}, f_2}^l, \beta_{FC, R_{13}, f_2}^u \rangle$ further. Following the same procedure, the service curve $\langle \beta_{FC, R_{14}, f_2}^l, \beta_{FC, R_{14}, f_2}^u \rangle$, $\langle \beta_{FC, R_{15}, f_2}^l, \beta_{FC, R_{15}, f_2}^u \rangle$ and $\langle \beta_{FC, NI, f_2}^l, \beta_{FC, NI, f_2}^u \rangle^5$ can be derived.

4.4. End-to-End Delay Analysis

In this subsection, we present the delay analysis algorithm, as shown in Algorithm 2. This algorithm takes the architecture parameters and flow specifications as input, and gives the worst-case end-to-end delay for all the flows. The architecture parameters specify the network topology graph, buffer size of each VC and the service curve of each pipeline stage. The flow specifications specifies the arrival curve, routine, deadline and priority of each flow. The arrival curve of flow f_i at the source NI and ST stage of router R_j are denoted as $\langle \alpha_{f_i}^l, \alpha_{f_i}^u \rangle$ and $\langle \alpha_{R_j, f_i}^l, \alpha_{R_j, f_i}^u \rangle$, respectively. The leftover service curve of ST stage at output port p is represented as $\langle \beta_{ST, R_j^p}^{l'}, \beta_{ST, R_j^p}^{u'} \rangle$ (Initially, let $\beta_{ST, R_j^p}^{l'} = \beta_{ST, R_j^p}^l$ and $\beta_{ST, R_j^p}^{u'} = \beta_{ST, R_j^p}^u$).

In the fixed-priority flit-level preemptive NoC, only the leftover service curve can be used by the low-priority flows. Thus, our algorithm compute the leftover

⁵ $\langle \beta_{FC, NI, f_2}^l, \beta_{FC, NI, f_2}^u \rangle$ denotes the service curve of flow controller between source NI and injection router.

Algorithm 2 End-to-end delay analysis algorithm

Require: Architecture parameters and flow specifications

Ensure: Worst-case end-to-end delay for all the flows

```

1: for each flow  $f_i \in \mathcal{F}$  with priority order do
2:   // Compute the service curve at each router for  $f_i$ 
3:    $\beta_\tau^l = \delta_0(t)$ ;
4:    $\beta_\tau^u = \delta_0(t)$ ;
5:   for each router  $R_j \in \mathcal{R}_i$  from  $end_i$  to  $start_i$  do
6:      $\beta_{R_j, f_i}^l = \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l \otimes \lfloor \frac{\beta_{ST, R_j^p}^{l'}}{|\Theta_{R_j, f_i}|+1} \rfloor \otimes \beta_\tau^l$ ;
7:      $\beta_{R_j, f_i}^u = \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u \otimes \lceil \frac{\beta_{ST, R_j^p}^{u'}}{|\Theta_{R_j, f_i}|+1} \rceil \otimes \beta_\tau^u$ ;
8:      $\beta_\tau^l = \frac{\beta_{R_j, f_i}^l \otimes \beta_{LT}^l \otimes \delta_\sigma(t) + B_{R_j, f_i}}{\beta_{R_j, f_i}^l \otimes \beta_{LT}^l \otimes \delta_\sigma(t) + B_{R_j, f_i}}$ ;
9:      $\beta_\tau^u = \frac{\beta_{R_j, f_i}^u \otimes \beta_{LT}^u \otimes \delta_\sigma(t) + B_{R_j, f_i}}{\beta_{R_j, f_i}^u \otimes \beta_{LT}^u \otimes \delta_\sigma(t) + B_{R_j, f_i}}$ ;
10:  end for
11:   $\beta_{FC, NI, f_i}^l = \beta_\tau^l$ ;
12:   $\beta_{FC, NI, f_i}^u = \beta_\tau^u$ ;
13:  // Compute the end-to-end delay for  $f_i$ 
14:   $\beta_{f_i} = \beta_{NI, f_i}^l \otimes \beta_{FC, NI, f_i}^l \otimes (\bigotimes_{R_k \in \mathcal{R}_i} (\beta_{R_k, f_i}^l \otimes \beta_{LT}^l))$ ;
15:   $Delay(f_i) = H(\alpha_{f_i}^u, \beta_{f_i})$ ;
16:  // Compute the leftover service curve for low-priority flows
17:   $\beta_{f_i}^l = \beta_{NI, f_i}^l \otimes \beta_{FC, NI, f_i}^l$ ;
18:   $\beta_{f_i}^u = \beta_{NI, f_i}^u \otimes \beta_{FC, NI, f_i}^u$ ;
19:  for  $\forall R_j \in \mathcal{R}_i$  from  $start_i$  to  $end_i$  do
20:    if  $\Omega_{R_j, f_i} \neq \emptyset$  then
21:       $\beta^l = \beta_{f_i}^l \otimes \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l$ ;
22:       $\beta^u = \beta_{f_i}^u \otimes \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u$ ;
23:      // Compute the arrival curve of  $f_i$  at  $R_j$ 
24:       $\alpha_{R_j, f_i}^l = \min\{(\alpha_{f_i}^l \otimes \beta^u) \otimes \beta^l, \beta^l\}$ ;
25:       $\alpha_{R_j, f_i}^u = \min\{(\alpha_{f_i}^u \otimes \beta^u) \otimes \beta^l, \beta^u\}$ ;
26:      if  $Delay(f_k)$  has been calculated for  $\forall f_k \in \Theta_{R_j, f_i}$  then
27:         $\alpha_{R_j, f_i}^l = \alpha_{R_j, f_i}^l + \sum_{f_k \in \Theta_{R_j, f_i}} \alpha_{R_j, f_k}^l$ ;
28:         $\alpha_{R_j, f_i}^u = \alpha_{R_j, f_i}^u + \sum_{f_k \in \Theta_{R_j, f_i}} \alpha_{R_j, f_k}^u$ ;
29:         $\beta_{ST, R_j^p}^{l'} = (\beta_{ST, R_j^p}^{l'} - \alpha_{R_j, f_i}^u) \bar{\otimes} 0$ ;
30:         $\beta_{ST, R_j^p}^{u'} = \max\{(\beta_{ST, R_j^p}^{u'} - \alpha_{R_j, f_i}^l) \bar{\otimes} 0, 0\}$ ;
31:      end if
32:    end if
33:     $\beta_{f_i}^l = \beta_{f_i}^l \otimes \beta_{R_j, f_i}^l \otimes \beta_{LT}^l$ ;
34:     $\beta_{f_i}^u = \beta_{f_i}^u \otimes \beta_{R_j, f_i}^u \otimes \beta_{LT}^u$ ;
35:  end for
36: end for

```

service curve and delay bound from high-priority flows to low-priority flows. For
 470 each iteration, it performs the following four steps in sequence: (1) Calculating
 the service curves provided by the routers (lines 6-7) and flow controllers (lines
 8-9) along the path. (2) Computing the worst-case end-to-end delay of the
 flow (lines 11-15), where the service curve provided by the source NI to f_i , i.e.
 $\langle \beta_{NI,f_i}^l, \beta_{NI,f_i}^u \rangle$ has been computed with Algorithm 1. (3) The highlights of
 475 performance model when compared with the LLA method [14] and DNC method
 [15] is that our algorithm supports the priority-sharing. Thus, the leftover
 service curve at each router for low-priority flows can only be calculated when
 all the flows sharing the same priority have been calculated. To calculate the
 leftover service curve at ST stage, we have to first derive the equivalent service
 480 curve from source NI to R_j (lines 21-22) and the arrival curve at R_j (lines 24-25).
 Then, derive the leftover service curve with the aggregate arrival curve of the
 same priority-level (lines 26-31). The overall algorithm has two-level embedded
 loops, and the computation complexity for this algorithm is $O(HN)$, where N
 and H is the number of flows and the hop count of each flow. This algorithm
 485 can be easily implemented in the RTC toolbox [31] to compute the end-to-end
 delay bound automatically. Since our algorithm takes the upper service curve
 and lower arrival curve into consideration, our algorithm can give much tighter
 delay bound than the DNC-based delay analysis algorithm proposed in [15].

4.5. Buffer Sizing

The priority-aware wormhole-switched NoC [7, 8, 9] requires the same amount
 490 of VCs as the priorities to prevent priority inversion, which refers to the block-
 ing of high-priority flows when the low priority flows occupy all the VCs [11].
 To reduce the buffer area and power consumption of priority-aware wormhole-
 switched NoC, priority sharing [38] and buffer optimization [18] techniques have
 495 been proposed. However, the backlog bound derived in [18] is the minimum
 buffer size that does not trigger the flow control. Reducing this buffer size
 further will cause the back-pressure between adjacent routers and leads to a
 larger end-to-end delay. However, it is allowed to do so as long as the deadline
 constraint of each flow is not violated. Our buffer sizing algorithm reduces the
 500 initial buffer size iteratively as long as the end-to-end delay of a flow is less than
 its deadline and the buffer size is greater than one. The initial buffer size to
 avoid flow control can be obtained by the follow theorem.

Theorem 3. Denote by β_{R_j,f_i}^l the feed-forward lower service curve obtained at
 $R_j \in \mathcal{R}_i$ by flow f_i , β_{LT}^l the lower service curve provided by the physical link
 between two adjacent routers, B_{R_j,f_i} the VC buffer size reserved for f_i at R_j
 and σ the credit feedback delay. Then, for $\forall R_j \in \mathcal{R}_i$, the buffer size

$$B_{R_j,f_i} = \lceil \inf \{ B | \beta_{R_j,f_i}^l \otimes \beta_{LT}^l \otimes \overline{\beta_{R_j,f_i}^l \otimes \beta_{LT}^l \otimes \delta_\sigma(t)} + B \geq \beta_{R_j,f_i}^l \otimes \beta_{LT}^l \} \rceil$$

is large enough to avoid flow control.

PROOF. We take flow f_2 in Fig. 1 as an example to prove this theorem. As stated by Theorem 2,

$$\begin{aligned}
\beta_{FC,R_9,f_2}^l &= \overline{\beta_{LT}^l \otimes \beta_{R_5,f_2}^l \otimes \delta_\sigma + B_5}, \\
\beta_{FC,R_{13},f_2}^l &= \overline{\overline{\beta_{LT}^l \otimes \beta_{R_9,f_2}^l} \otimes \overline{\beta_{LT}^l \otimes \beta_{R_5,f_2}^l \otimes \delta_\sigma + B_5} \otimes \delta_\sigma + B_9} \\
&= \overline{(\beta_{LT}^l \otimes \beta_{R_9,f_2}^l \otimes \delta_\sigma + B_9) \otimes \overline{\beta_{LT}^l \otimes \beta_{R_5,f_2}^l \otimes \delta_\sigma + B_5}} \\
&= \overline{\beta_{LT}^l \otimes \beta_{R_9,f_2}^l \otimes \delta_\sigma + B_9} \otimes \overline{\beta_{LT}^l \otimes \beta_{R_5,f_2}^l \otimes \delta_\sigma + B_5}
\end{aligned}$$

505 where the step from the first line to the second line holds due to the basic property of min-plus convolution (see Rule 7 of Theorem 3.1.5 in [28]). By Theorem 3.1.11 in [28], the last line holds.

Similarly, we can prove that

$$\begin{aligned}
\beta_{FC,R_{14},f_2}^l &= \overline{\beta_{LT}^l \otimes \beta_{R_{13},f_2}^l \otimes \delta_\sigma + B_{13}} \otimes \beta_{FC,R_{13},f_2}^l, \\
\beta_{FC,R_{15},f_2}^l &= \overline{\beta_{LT}^l \otimes \beta_{R_{14},f_2}^l \otimes \delta_\sigma + B_{14}} \otimes \beta_{FC,R_{14},f_2}^l, \\
\beta_{FC,NI,f_2}^l &= \overline{\beta_{LT}^l \otimes \beta_{R_{15},f_2}^l \otimes \delta_\sigma + B_{15}} \otimes \beta_{FC,R_{15},f_2}^l.
\end{aligned}$$

Then, the equivalent feedback service curve obtained by f_2 is

$$\begin{aligned}
\beta_{f_2}^l &= \beta_{NI,f_2}^l \otimes \beta_{FC,NI,f_2}^l \otimes \left(\bigotimes_{R_j \in \mathcal{R}_2} (\beta_{R_j,f_2}^l \otimes \beta_{FC,R_j,f_2}^l \otimes \beta_{LT}^l) \right) \\
&= \beta_{NI,f_2}^l \otimes \left(\bigotimes_{R_j \in \mathcal{R}_2} (\beta_{R_j,f_2}^l \otimes \beta_{LT}^l \otimes \overline{\beta_{LT}^l \otimes \beta_{R_j,f_2}^l \otimes \delta_\sigma + B_{R_j,f_2}}) \right)
\end{aligned}$$

510 where the last line holds due to the commutativity of min-plus convolution and the basic property of sub-additive closure (see Corollary 3.1.1 in [28]).

According to the isotonicity of min-plus convolution (see Theorem 3.1.7 in [28]), we know that

$$\beta_{R_j,f_2}^l \otimes \beta_{LT}^l \otimes \overline{\beta_{R_j,f_2}^l \otimes \beta_{LT}^l \otimes \delta_\sigma(t) + B_{R_j,f_2}} \geq \beta_{R_j,f_2}^l \otimes \beta_{LT}^l, \forall R_j \in \mathcal{R}_2 \quad (6)$$

is a sufficient condition for

$$\beta_{f_2}^l \geq \beta_{NI,f_2}^l \otimes \left(\bigotimes_{R_j \in \mathcal{R}_2} (\beta_{R_j,f_2}^l \otimes \beta_{LT}^l) \right)$$

515 where the right side is the equivalent end-to-end feed-forward service curve provided to f_2 . Thus, to avoid flow control, the buffer size at each router reserved for flow f_2 can be assigned to the minimum integer value to make Eq.6 hold, which ends the proof.

Suppose the applications have been mapped onto the NoC, and each flow f_i has been assigned to their corresponding priority P_i and deadline D_i . Following the same notation as Algorithm 2, we propose the buffer sizing algorithm to

Algorithm 3 Buffer sizing algorithm

Require: Architecture parameters and flow specifications

Ensure: Optimized buffer size

```

1: for each flow  $f_i \in \mathcal{F}$  with priority order do
2:   for each router  $R_j \in \mathcal{R}_i$  do
3:      $\beta_{FC,R_j,f_i}^l = \delta_0(t)$ ;  $\beta_{FC,R_j,f_i}^u = \delta_0(t)$ ;
4:      $\beta_{R_j,f_i}^l = \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l \otimes \lfloor \frac{\beta_{ST,R_j}^{l'}}{|\Theta_{R_j,f_i}|+1} \rfloor \otimes \beta_{FC,R_j,f_i}^l$ ;
5:      $\beta_{R_j,f_i}^u = \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u \otimes \lceil \frac{\beta_{ST,R_j}^{u'}}{|\Theta_{R_j,f_i}|+1} \rceil \otimes \beta_{FC,R_j,f_i}^u$ ;
6:     compute the initial buffer size  $B_{R_j,f_i}$  according to Theorem 3;
7:   end for
8:    $\beta_{FC,NI,f_i}^l = \delta_0(t)$ ;  $\beta_{FC,NI,f_i}^u = \delta_0(t)$ ;
9:   Buffer_Reduction( $f_i$ ); ▷ Invoke the buffer reduction procedure
10:   $\beta_{f_i}^l = \beta_{NI,f_i}^l \otimes \beta_{FC,NI,f_i}^l$ ;  $\beta_{f_i}^u = \beta_{NI,f_i}^u \otimes \beta_{FC,NI,f_i}^u$ ;
11:  for  $\forall R_j \in \mathcal{R}_i$  from  $start_i$  to  $end_i$  do
12:    if  $\Omega_{R_j,f_i} \neq \emptyset$  then
13:       $\beta_{f_i}^l = \beta_{f_i}^l \otimes \beta_{BW}^l \otimes \beta_{RC}^l \otimes \beta_{VA}^l \otimes \beta_{SA}^l$ ;
14:       $\beta_{f_i}^u = \beta_{f_i}^u \otimes \beta_{BW}^u \otimes \beta_{RC}^u \otimes \beta_{VA}^u \otimes \beta_{SA}^u$ ;
15:       $\alpha_{R_j,f_i}^l = \min\{(\alpha_{f_i}^l \otimes \beta_{f_i}^u) \otimes \beta_{f_i}^l, \beta_{f_i}^l\}$ ;
16:       $\alpha_{R_j,f_i}^u = \min\{(\alpha_{f_i}^u \otimes \beta_{f_i}^u) \otimes \beta_{f_i}^l, \beta_{f_i}^u\}$ ;
17:      if  $\forall f_k \in \Theta_{R_j,f_i}$ ,  $Delay(f_k)$  has been calculated then
18:         $\alpha_{R_j,f_i}^l = \alpha_{R_j,f_i}^l + \sum_{f_k \in \Theta_{R_j,f_i}} \alpha_{R_j,f_k}^l$ ;
19:         $\alpha_{R_j,f_i}^u = \alpha_{R_j,f_i}^u + \sum_{f_k \in \Theta_{R_j,f_i}} \alpha_{R_j,f_k}^u$ ;
20:         $\beta_{ST,R_j}^{l'} = (\beta_{ST,R_j}^{l'} - \alpha_{R_j,f_i}^u) \bar{\otimes} 0$ ;
21:         $\beta_{ST,R_j}^{u'} = \max\{(\beta_{ST,R_j}^{u'} - \alpha_{R_j,f_i}^l) \bar{\otimes} 0, 0\}$ ;
22:      end if
23:    end if
24:     $\beta_{f_i}^l = \beta_{f_i}^l \otimes \beta_{R_j,f_i}^l \otimes \beta_{LT}^l$ ;  $\beta_{f_i}^u = \beta_{f_i}^u \otimes \beta_{R_j,f_i}^u \otimes \beta_{LT}^u$ ;
25:  end for
26: end for

```

520 allocate just enough buffer for each flow to meet their deadline constraint, as shown in Algorithm 3. We assume that the service curve provided by the source NI of f_i , i.e. $\langle \beta_{NI,f_i}^l, \beta_{NI,f_i}^u \rangle$, has been computed with Algorithm 1.

Our algorithm tries to reduce the buffer size for each flow from high-priority to low-priority gradually. For each iteration, it performs the following four steps: (1) Calculating the equivalent feed-forward service curves provided by the routers (lines 3-4). (2) Calculate the minimum buffer size that can avoid flow control for each router (line 5). (3) Reduce the initial buffer size gradually as long as the constraint of deadline is not being violated (line 7). This step is abstracted as a procedure Buffer_Reduction(), which will be explained in details

525

530 later. (4) Calculating the leftover service curve at each router for low-priority flows (lines 8-23). This algorithm can be implemented in RTC toolbox [31] to optimize the buffer size automatically.

The $\text{Buffer_Reduction}(f_i)$ procedure reduces the buffer size of each router reserved for the target flow f_i from the ejection router to the injection router. 535 For each router, it tries to decrease the buffer size iteratively, until the buffer size is reduced to one or the deadline constraint is violated. If the iteration stops due to the violation of deadline, the buffer size and related service curves are restored to their previous value. To ease the description, we define the operator $\text{Pre}(R_j)$ to identify the predecessor of router R_j , and let $\text{Pre}(start_i) = NI$.

```

1: procedure BUFFER_REDUCTION( $f_i$ )
2:   for each router  $R_j \in \mathcal{R}_i$  from  $end_i$  to  $start_i$  do
3:      $Delay(f_i) = H(\alpha_{f_i}^u, \beta_{NI, f_i}^l \otimes \beta_{FC, NI, f_i}^l \otimes (\bigotimes_{R_k \in \mathcal{R}_i} (\beta_{R_k, f_i}^l \otimes \beta_{LT}^l)))$ ;
4:     while  $Delay(f_i) \leq D_i$  and  $B_{R_j, f_i} > 1$  do
5:        $B_{R_j, f_i} = B_{R_j, f_i} - 1$ ;
6:       for all  $R_k \in \mathcal{R}_i$  from  $\text{Pre}(R_j)$  to  $start_i$  do
7:         compute  $\langle \beta_{FC, R_k, f_i}^l, \beta_{FC, R_k, f_i}^u \rangle$  according to Theorem 2;
8:         compute the service curve  $\langle \beta_{R_k, f_i}^l, \beta_{R_k, f_i}^u \rangle$ ;
9:       end for
10:      compute the service curve  $\langle \beta_{FC, NI, f_i}^l, \beta_{FC, NI, f_i}^u \rangle$ ;
11:       $Delay(f_i) = H(\alpha_{f_i}^u, \beta_{NI, f_i}^l \otimes \beta_{FC, NI, f_i}^l \otimes (\bigotimes_{R_k \in \mathcal{R}_i} (\beta_{R_k, f_i}^l \otimes \beta_{LT}^l)))$ ;
12:    end while
13:    if  $Delay(f_i) > D_i$  then
14:       $B_{R_j, f_i} = B_{R_j, f_i} + 1$ ;
15:      recompute  $\langle \beta_{FC, \text{Pre}(R_j), f_i}^l, \beta_{FC, \text{Pre}(R_j), f_i}^u \rangle$ ;
16:      recompute  $\langle \beta_{\text{Pre}(R_j), f_i}^l, \beta_{\text{Pre}(R_j), f_i}^u \rangle$  if  $R_j \neq start_i$ ;
17:    end if
18:  end for
19: end procedure

```

540 The amount of cycles that a packet can be delayed in the network without violating the deadline is referred to ‘slack’. Our buffer sizing algorithm reduces the buffer size iteratively as long as the slack is greater than zero, which can be used to reduce the router area and power consumption. However, while used for power reduction, it is significantly different from the DNC based slack 545 optimization algorithm proposed in [39]. In [39], the energy optimization is achieved by adjusting the voltage, frequency and link bandwidth of on-chip routers for the fixed configuration and deadline. In contrast, our method tries to optimize the buffer size under the deadline constraint, and the buffer reduction directly leads to the area and power saving. In addition, our algorithm can be 550 used in conjunction with the priority sharing techniques [38] to minimize the hardware cost of priority-aware wormhole-switched NoC.

5. Experiments

In this section, we validate the correctness and tightness of our performance model by comparison with simulation and other analytical methods. Several analytical methods exist for the delay analysis of priority-aware NoC, examples include contention tree model [16], lumped link model [11], dependency graph model [8], FLA [7], LLA [14] and DNC [15], etc. There are also extensive research on the buffer sizing problem of the priority-aware NoC, representative methods include shaping delay analysis [40] and LLA [18]. Among all these analytical methods, LLA [14][18] and DNC [15] based models outperform the others when the tightness of delay and backlog bound is considered. Thus, we will only perform the comparison with LLA and DNC, as presented in subsection 5.1 and subsection 5.2 respectively. We also present the simulation results to validate the correctness and tightness of our method in subsection 5.3.

5.1. Comparison with Link Level Analysis

The network topology and flows we discussed in this subsection are shown in Fig. 1. There are four flows (i.e. f_1, f_2, f_3 and f_4) in the network, with different priorities $P_4 > P_1 > P_2 > P_3$. The packet length (in flits) and injection period of flow f_i are denoted as F_i and I_i , respectively. To ease the analysis, the LLA assumes the number of bits in a flit is the same as the physical channel width. We follow the same assumption as [18] that the latency of a router is one cycle. Thus, our performance model for the standard wormhole-switched router should be specialized, this is achieved by letting the service curve of BW, RC, VA and SA stage be a pair of burst delay function $\langle \delta_0(t), \delta_0(t) \rangle$. Under this condition, the service curve of the entire router is equal to the service curve provided by the ST stage, which is $\langle \beta_{ST, R_i^p}^l, \beta_{ST, R_i^p}^u \rangle$. We perform the comparison on a set of periodical traffic due to the restriction of LLA method [14][18], and the traffic jitter for all the flows are set to be zero for brevity and clarity. In addition, we set the credit feedback delay $\sigma = 0$ cycle in our model since the LLA method does not consider the self-blocking caused by flow control. Based on these assumptions, we compare the end-to-end delay and buffer requirement computed with LLA and our method as follows.

5.1.1. End-to-End Delay

The LLA method assumes that the deadline of each flow is less than or equal to its period, and the VC buffer is large enough to avoid the back-pressure caused by flow control [18]. Suppose all the flows have the same injection period I_i (in cycles) and packet length F_i (in flits), we examine the end-to-end delay of these four flows in Fig. 1 under different packet length F_i and injection period I_i . The calculated result is shown in Table 1. Each quaternion in the table corresponds to the worst-case delay of f_1, f_2, f_3 and f_4 (in cycles) under the given configuration. The blank items corresponding to LLA columns indicate that the worst-case delay of a flow is greater than its injection period, which cannot be analyzed with LLA, and the blank items corresponding to RTC columns indicate that the network is unstable because the injection

rate is greater than or equal to the service rate of the network. As shown in Table 1, the RTC method is applicable to these scenarios that the worst-case delay is greater than the injection period, which can not be analyzed by LLA. In addition, we also observed from the table that the RTC result is as tight as that of LLA except for the scenarios that the worst-case delay of a flow is close to the injection period, e.g. $F_i = 1$ flit and $I_i = 6$ cycles. The root cause of these exceptions is that RTC theory we used in this paper is a count-based algebra approach, which ignores some state information of the entire network. Although the state-based approach, e.g. timed automata [41] and event count automata [42], can be applied to improve our results, they will lead to higher computation complexity and state space explosion.

Table 1: Delay comparison with link level analysis

I_i	$F_i = 1$		$F_i = 2$		$F_i = 4$	
	RTC	LLA	RTC	LLA	RTC	LLA
3	7,7,8,4	—	—	—	—	—
4	6,6,6,4	—	—	—	—	—
5	6,6,6,4	—	9,10,12,5	—	—	—
6	5,6,6,4	5,6,5,4	9,8,9,5	—	—	—
7	5,6,5,4	5,6,5,4	9,8,9,5	—	—	—
8	5,6,5,4	5,6,5,4	7,8,9,5	7,8,7,5	—	—
9	5,6,5,4	5,6,5,4	7,8,9,5	7,8,7,5	15,16,19,7	—
10	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	15,12,15,7	—
11	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	15,12,15,7	—
12	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,15,7	—
13	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,15,7	—
14	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,15,7	—
15	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,15,7	11,12,11,7
16	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,11,7	11,12,11,7
17	5,6,5,4	5,6,5,4	7,8,7,5	7,8,7,5	11,12,11,7	11,12,11,7

605

5.1.2. Buffer Sizing

The LLBA method [18] can only give the required buffer size at each VC to prevent flow control. By taking the flow control into consideration, our buffer sizing algorithm can be utilized to reduce the buffer size further as long as the deadline constraint is not violated. Suppose all the flows have the same packet injection period $I_i = 50$ cycles and packet length $F_i = 8$ flits ($i = 1, 2, 3, 4$). We can also get the buffer size reserved at each router for the four flows with LLBA method, which are $(1, 1, 1, 8)$, $(8, 1, 1, 1, 1)$, $(8, 8, 1, 1)$ and $(1, 1, 1, 1)$, respectively. The total buffer size required by the four flows can be obtained by summing up these buffer size, which is 45 flits. For the same configuration, if we change the deadline constraint from 28 cycles to 50 cycles in step increments of 2 cycles, the total buffer size required for all the flows to meet their deadlines can be obtained

615




Figure 6: Buffer requirement computed with RTC model

by applying our buffer sizing algorithm, as shown in Fig. 6. Take the deadline $D_i = 50$ cycles as an example, our buffer sizing algorithm reduces the buffer requirement computed with LLBA method by up to $(45 - 20)/45 \approx 53.3\%$.

5.2. Comparison with Network Calculus

In this subsection, we present the numerical results to demonstrate the improvement of our method over DNC method proposed in [15]. The traffic pattern we considered is shown in Fig. 1. The priority of these four flows in the network satisfies $P_4 > P_1 > P_2 > P_3$. We use the periodical traffic as an example to make the comparison. The arrival curves of these periodical flows can be easily obtained according to the method introduced in subsection 4.1. Suppose the VC buffer size of each router is 15 flits, and the credit feedback delay $\sigma = 0$ cycle. We change the injection rate $V_i = F_i/I_i$ ($i = 1, 2, 3, 4$) from $1/3$ to $1/6$ flits/cycle and the packet length F_i from 1 to 8 flits. The end-to-end delay of flow f_3 calculated with the DNC and our method are plotted in Fig. 7. By comparison, we find that our method can derive a much tighter delay bound than the DNC method proposed in [15]. The root cause for this improvement lies in the fact that our method utilizes the upper service curve to limit the output upper arrival curve, and further leads to a tighter leftover service curve for the low-priority flows.

5.3. Comparison with Simulation

The correctness of our delay analysis algorithm and buffer sizing algorithm is verified by simulation. We modified the Booksim 2.0 simulator [43] to support the specified traffic pattern and injection process. Examples investigated in this section include the traffic pattern shown in Fig. 1 and an real application provided by Ericsson Radio Systems and discussed in [44][45]. We adopt the optimized lookahead pipeline router [33] to construct the mesh network presented in Fig. 1, which remove the RC stage from the critical path of pipeline. Our service model is customized to fit this optimization by letting the service curve




Figure 7: Comparison with network calculus

Table 2: Architecture parameters used in the simulation

network topology	4×4 mesh	routing algorithm	X-Y routing
clock cycle	1 ns	channel width	128 bits
buffer size	16 flits	switch allocator	priority-aware
VC allocator	priority-aware	sampling period	3×10^5 cycles
credit delay	0 cycle	warmup period	1×10^5 cycles




Figure 8: Comparison with simulation

of RC stage be $\delta_0(t)$. Other architecture and simulation parameters are listed in the Table 2.

For the traffic pattern shown in Fig. 1, we set the injection rate V_i to 1/6 flits/cycle, and change the packet length from two flits to nine flits. The collected maximum end-to-end delay of the four flows obtained by simulation and our RTC method is shown in Fig. 8. To prevent the results of flow f_2 from shading the results of f_3 , we exchange the order of f_3 and f_4 in this figure. As indicated in the comparison, for the given configuration, delay calculated with our method is indeed an upper bound of the simulation results, which verifies the correctness of our method. In addition, we also found that, the delay bound of high-priority flows (e.g. f_1 and f_4) is tighter than that of low-priority flows.

We also take an real application discussed in [44][45] as an example to demonstrate the tightness and ability of analyzing complex scenarios. This application is comprised of 16 IP cores. The 26 communication flows among these 16 IPs are classified into nine groups, and each group has their bandwidth requirement. When mapped to a 4×4 mesh network, the traffic pattern of this application is demonstrated in Fig. 9(a). We assume all the flows in a group send packets with the same injection period and priority. The flow specification of each group is listed in Table. 9(b). We set the packet size to 128 bits, and collect the end-to-end delay of each flow obtained by simulation and our method, the related results are shown in Fig. 10. We can see that the calculated results constrain the simulation results well, which verifies the correctness of our method.




Figure 9: Traffic pattern of ericsson radio system application




Figure 10: Comparison with simulation

6. Conclusion

The priority-aware wormhole-switched NoC is a promising platform for the on-chip real-time communication if the worst-case performance can be accurately analyzed and guaranteed. Simulation is not well suited for this purpose because it is difficult to cover all the corner cases. In this paper, we propose an RTC based performance model to achieve this goal. We first build the traffic model and service model for this NoC, and propose a novel method to derive the upper service curve of credit-based flow control. Compared with the FLA and LLA methods which assume the router to be single cycle and free of flow control, our performance model is more general and comprehensive. Based on the proposed RTC model, we then proposed an end-to-end delay analysis algorithm and a buffer sizing algorithm. The delay analysis algorithm can be implemented to compute the end-to-end delay for each flow automatically, and verify whether all these flows meet their deadline under this configuration. The proposed buffer sizing algorithm can optimize the buffer size from high-priority flows to low-priority flows. It can also be implemented to perform the buffer reduction automatically under the constraint of deadline. Compared with the DNC based performance model, our model can give tighter performance bound, because the RTC-based model takes the upper service curve and lower arrival curve into consideration. Experimental results also illustrate that our method indeed outperforms the conventional analytical methods, e.g. LLA and DNC, when the tightness of performance bound are considered. Our results can be applied to the mapping, routing and power reduction of NoC.

Acknowledgement

The authors thank the reviewers for their suggestions and comments, and all the experiments are carried out at the Integrated Microsystem Lab (IML) of McGill University. The first author also thank Ari Ramdial at McGill University for his helpful comments. This research is supported by High Technology Research and Development Program of China (Grant No. 2012AA012201, 2012AA011902).

References

- [1] E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, A. Kolodny, The power of priority: Noc based distributed cache coherency, in: Networks-on-Chip (NoCs), 2007. First International Symposium on, 2007, pp. 117–126. doi: 10.1109/NOCS.2007.42.
- [2] J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, Video coding with h. 264/avc: tools, performance, and complexity, Circuits and Systems magazine, IEEE 4 (1) (2004) 7–28.

- [3] K. Goossens, J. Dielissen, A. Rădulescu, The Æthereal network on chip: Concepts, architectures, and implementations, *IEEE Design & Test of Computers* 22 (5) (2005) 414–421.
- 710 [4] S. Liu, A. Jantsch, Z. Lu, Analysis and evaluation of circuit switched noc and packet switched noc, in: *Digital System Design (DSD), 2013 Euromicro Conference on*, 2013, pp. 21–28. doi:10.1109/DSD.2013.13.
- [5] C. Paukovits, H. Kopetz, Concepts of switching in the time-triggered network-on-chip, in: *Embedded and Real-Time Computing Systems and Applications*, 2008. RTCSA '08. 14th IEEE International Conference on, 715 2008, pp. 120–129. doi:10.1109/RTCSA.2008.18.
- [6] M. Harmanci, N. Escudero, Y. Leblebici, P. Ienne, Providing qos to connection-less packet-switched noc by implementing diffserv functionalities, in: *System-on-Chip, 2004. International Symposium on*, 2004, pp. 37–40. doi:10.1109/ISSOC.2004.1411140.
- 720 [7] Z. Shi, A. Burns, Real-time communication analysis for on-chip networks with wormhole switching, in: *Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (NoCs)*, 2008, IEEE Computer Society, Washington, DC, USA, 2008, pp. 161–170.
- 725 [8] B. Kim, J. Kim, S. Hong, S. Lee, A real-time communication method for wormhole switching networks, in: *Parallel Processing*, 1998. International Conference on, 1998, pp. 527–534. doi:10.1109/ICPP.1998.708526.
- [9] S. Hary, F. Ozguner, Feasibility test for real-time communication using wormhole routing, *Computers and Digital Techniques*, IEE Proceedings - 730 144 (5) (1997) 273–278. doi:10.1049/ip-cdt:19971369.
- [10] J.-P. Li, M. W. Mutka, Real-time virtual channel flow control, *Journal of Parallel and Distributed Computing* 32 (1) (1996) 49 – 65. doi:http://dx.doi.org/10.1006/jpdc.1996.0004.
- 735 [11] S. Balakrishnan, F. Ozguner, A priority-driven flow control mechanism for real-time traffic in multiprocessor networks, *Parallel and Distributed Systems*, *IEEE Transactions on* 9 (7) (1998) 664–678. doi:10.1109/71.707545.
- [12] P. Kundu, On-die interconnects for next generation cmps, in: *2006 Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems*, 740 Stanford, CA, USA, 2006.
- [13] G. Michelogiannakis, D. Sanchez, W. Dally, C. Kozyrakis, Evaluating bufferless flow control for on-chip networks, in: *Networks-on-Chip (NOC-S)*, 2010 Fourth ACM/IEEE International Symposium on, 2010, pp. 9–16. doi:10.1109/NOC-S.2010.10.

- [14] H. Kashif, H. D. Patel, S. Fischmeister, Using link-level latency analysis for path selection for real-time communication on nocs, in: Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), Sydney, Australia, 2012, pp. 499–504. doi:10.1109/ASPDAC.2012.6165004.
- [15] Y. Qian, Z. Lu, Q. Dou, Qos scheduling for nocs: Strict priority queueing versus weighted round robin, in: Computer Design (ICCD), 2010 IEEE International Conference on, 2010, pp. 52–59. doi:10.1109/ICCD.2010.5647577.
- [16] Z. Lu, A. Jantsch, I. Sander, Feasibility analysis of messages for on-chip networks using wormhole routing, in: Proceedings of the Asia and South Pacific Design Automation Conference, Shanghai, China, 2005, pp. 960–964.
- [17] S. Chakraborty, S. Kunzli, L. Thiele, A general framework for analysing system properties in platform-based embedded system designs, in: Design, Automation and Test in Europe Conference and Exhibition, 2003, 2003, pp. 190–195. doi:10.1109/DATE.2003.1253607.
- [18] H. Kashif, H. Patel, Bounding buffer space requirements for real-time priority-aware networks, in: Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), SunTec, Singapore, 2014.
- [19] W. J. Dally, B. Towles, Route packets, not wires: On-chip interconnection networks, in: Proceedings of the 38th Design Automation Conference, 2001, pp. 684–689.
- [20] E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture, Special Issue on Networks on Chip 50 (2-3) (2004) 105–128.
- [21] P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen, B. Mesman, Task-level timing models for guaranteed performance in multiprocessor networks-on-chip, in: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, ACM, 2003, pp. 63–72.
- [22] Y. Qian, Z. Lu, W. Dou, Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip, in: Networks-on-Chip (NoCs), 2009. 3rd ACM/IEEE International Symposium on, 2009, pp. 44–53. doi:10.1109/NOCS.2009.5071444.
- [23] G. Du, C. Zhang, Z. Lu, A. Saggio, M. Gao, Worst-case performance analysis of 2-d mesh nocs using multi-path minimal routing, in: Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS '12, ACM, New York, NY, USA, 2012, pp. 123–132. doi:10.1145/2380445.2380469.
- [24] S. Lee, Real-time wormhole channels, J. Parallel Distrib. Comput. 63 (3) (2003) 299–311. doi:10.1016/S0743-7315(02)00055-2.

- [25] D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-Azad, Computing accurate performance bounds for best effort networks-on-chip, *Computers, IEEE Transactions on* 62 (3) (2013) 452–467. doi:10.1109/TC.2011.240.
- [26] C. Seiculescu, D. Rahmati, S. Murali, L. Benini, G. De Micheli, H. Sarbazi-Azad, Designing Best Effort Networks-on-Chip to Meet Hard Latency Constraints, *ACM Transactions on Embedded Computing Systems* 12 (4). doi:10.1145/2485984.2485996.
- [27] Z. Shi, Real-time communication services for networks on chip, Ph.D. thesis, The University of York (2009).
- [28] J.-Y. Le Boudec, P. Thiran, *Network Calculus: A Theory of Deterministic Queuing Systems for the Internet*, Springer-Verlag, Berlin, Heidelberg, 2001.
- [29] D. Chokshi, P. Bhaduri, Modeling fixed priority non-preemptive scheduling with real-time calculus, in: *Embedded and Real-Time Computing Systems and Applications*, 2008. RTCSA '08. 14th IEEE International Conference on, 2008, pp. 387–392. doi:10.1109/RTCSA.2008.28.
- [30] A. Hagiescu, U. D. Bordoloi, S. Chakraborty, P. Sampath, P. V. V. Ganesan, S. Ramesh, Performance analysis of flexray-based ecu networks, in: *Proceedings of the 44th Annual Design Automation Conference, DAC '07*, ACM, New York, NY, USA, 2007, pp. 284–289. doi:10.1145/1278480.1278554.
- [31] E. Wandeler, L. Thiele, Real-time calculus (rtc) toolbox, <http://www.mpa.ethz.ch/Rtctoolbox> (2006).
- [32] W. J. Dally, B. Towles, *Principles and Practices of Interconnection Networks*, Morgan Kaufman Publishers, San Francisco, CA, USA, 2004.
- [33] N. Jerger, L. Peh, On-chip networks, *Synthesis Lectures on Computer Architecture* 4 (1) (2009) 1–141.
- [34] W. Dally, S. Tell, The even/odd synchronizer: A fast, all-digital, periodic synchronizer, in: *Asynchronous Circuits and Systems (ASYNC)*, 2010 IEEE Symposium on, 2010, pp. 75–84. doi:10.1109/ASYNC.2010.20.
- [35] E. Wandeler, L. Thiele, M. Verhoef, P. Lieverse, System architecture evaluation using modular performance analysis: a case study, *INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER (STTT)* 8 (6) (2006) 649–667.
- [36] H. Schiøler, J. J. Jessen, J. D. Nielsen, K. G. Larsen, Network calculus for real time analysis of embedded systems with cyclic task dependencies., in: *Proc. 20th International Conference on Computers and Their Applications, CATA 2005*, 2005, pp. 326–332.

- [37] L. Thiele, N. Stoimenov, Modular performance analysis of cyclic dataflow graphs, in: Proceedings of the Seventh ACM International Conference on Embedded Software, EMSOFT '09, ACM, New York, NY, USA, 2009, pp. 127–136. doi:10.1145/1629335.1629353.
- [38] Z. Shi, A. Burns, Real-time communication analysis with a priority share policy in on-chip networks, in: Real-Time Systems, 2009. ECRTS '09. 21st Euromicro Conference on, 2009, pp. 3–12. doi:10.1109/ECRTS.2009.17.
- [39] J. Zhan, N. Stoimenov, J. Ouyang, L. Thiele, V. Narayanan, Y. Xie, Designing energy-efficient noc for real-time embedded systems through slack optimization, in: Design Automation Conference (DAC), 2013 50th ACM / EDAC / IEEE, 2013, pp. 1–6.
- [40] S. Manolache, P. Eles, Z. Peng, Buffer space optimisation with communication synthesis and traffic shaping for nocs, in: Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, Vol. 1, 2006, pp. 1–6. doi:10.1109/DATE.2006.244069.
- [41] E. Fersman, L. Mokrushin, P. Pettersson, W. Yi, Schedulability analysis of fixed-priority systems using timed automata, Theoretical Computer Science 354 (2) (2006) 301 – 317, tools and Algorithms for the Construction and Analysis of Systems (TACAS 2003) Tools and Algorithms for the Construction and Analysis of Systems 2003. doi:http://dx.doi.org/10.1016/j.tcs.2005.11.019.
- [42] S. Chakraborty, L. T. X. Phan, P. S. Thiagarajan, Event count automata: A state-based model for stream processing systems, in: Proceedings of the 26th IEEE International Real-Time Systems Symposium, RTSS '05, IEEE Computer Society, Washington, DC, USA, 2005, pp. 87–98. doi:10.1109/RTSS.2005.21.
- [43] N. Jiang, D. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. Shaw, J. Kim, W. Dally, A detailed and flexible cycle-accurate network-on-chip simulator, in: Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on, 2013, pp. 86–96. doi:10.1109/ISPASS.2013.6557149.
- [44] Z. Lu, A. Jantsch, TDM virtual-circuit configuration for network-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (8) (2008) 1021–1034.
- [45] F. Jafari, Z. Lu, A. Jantsch, M. H. Yaghmaee, Buffer optimization in network-on-chip through flow regulation, Trans. Comp.-Aided Des. Integ. Cir. Sys. 29 (12) (2010) 1973–1986. doi:10.1109/TCAD.2010.2063130.