

# Department of Electrical & Computer Engineering

Faculty of Engineering & Architectural Science

Course Title:		Electronic Circuits	I		
Course Section:		ELE404			
Semester/Year (e.g. F2017)		W2024			
Instructor		Dr. Fei Yuan			
Assignment/Lab Number:		N/A			
Assignment/Lab Title:		Design Project			
Submission Date:		06/04/2024			
Due Date:		06/04/2024, 23:59			

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Muruganantham	Haran	501166674	11	su

<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>

#### **Table Of Contents**

Circuit Description	2
Calculations	3
Simulations and Verification	4
Discrepancies/Notes	6
References	7

### **Circuit Description**




Figure 1. CE amplifier that cascades to a CC amplifier.

#### **Calculations**

$$\begin{split} & I_{c} = \frac{V_{cc-V_{c}}}{R_{e}} - since \ CE \rightarrow R_{o}, \iota e \propto R_{e} = 10 \, kN \\ & I_{c} = \frac{10 - 6.2}{10 \, k} = 0.38 \, \text{mA} \qquad R_{E1} + R_{E2} = \frac{V_{E}}{I_{E}} = \frac{2.1 \, V}{0.38 \, \text{mA}} = 5.47 \, kn \\ & I_{c} \propto I_{E} = 0.38 \, \text{mA} \qquad |A_{V_{0}}| = \left| \frac{-9 \, m. \, R_{c}}{1 + 9 \, m. \, R_{c}} \right| = 50 \\ & g_{m} = 26 \, I_{c} \rightarrow g_{m} = 9.88 \, mS \\ & S_{0} = \frac{(9.58)(10)}{1 + (9.96)(R_{W_{0}})} \rightarrow R_{E1} = 0.0987 \, kn \\ & R_{i} \geqslant 10 \, kn \\ & (R_{1} || R_{2} || R_{i}') \geqslant 20 \, kn \\ & R_{i}' = \frac{8}{9 \, m} + (\beta + i) \, R_{E1} \\ & R_{i}' = \frac{8}{9 \, m} + (\beta + i) \, R_{E1} \\ & R_{1} || R_{2} \geqslant \frac{1}{10} \, N_{i}' \approx 30 \, kn \\ & R_{1} || R_{2} \geqslant 10 \, kn \\ & R_{1} || R_{2} \geqslant 10 \, kn \\ & R_{1} || R_{2} \geqslant 10 \, kn \\ & R_{1} + R_{2} = 60 \, 0 \\ & R_{1} + R_{2} = 3.57 \, 2 \\ & S_{0} || S_{0}$$

#### **Simulations and Verification**




Figure 2. MultiSim simulation of amplifier with no load.






Figure 3. MultiSim simulation of amplifier with load.



**Graph 1.** Output waveform of the no load simulation.



**Graph 2.** Output waveform of the loaded simulation.

# **Discrepancies/Notes**

- The slight differences can most likely be attributed to the approximations made whilst doing initial calculations.
- Another reason for slight discrepancies was that whilst selecting the final resistance values, all of the values that were calculated had to be altered to meet the E24 constraints.

## References

Lab 7 - Common-Collector (CC) Amplifier. (2024). Toronto Metropolitan University.

Yuan, Fei. (2024). Module 3: BJT Voltage Amplifiers. D2L Brightspace.

Kaler, Sandeep. (2023). Lecture 9A. Metropolitan Undergraduate Engineering Society