

Enabling new security frontiers: Deep dive into Confidential Computing on RISC-V

Ravi Sahita Rivos Inc. Atish Patra Rivos Inc.



Outline

- RISC-V and Security Goals
- Introduction to Confidential Computing
- RISC-V <u>Confidential</u> <u>VM</u> <u>Extension</u> (aka RISC-V CoVE)





RISC-V

- RISC-V is an open, royalty-free standard Instruction Set Architecture (ISA)
 - Base Privileged, Un-privileged ISA and extensions
- RISC-V International is the global non-profit home of the ISA, non-ISA, related specifications, and stakeholder community
 - Members contribute and collaborate to define RISC-V open specifications via area-focused horizontal committees, special interest groups, and task groups.

https://riscv.org/








RISC-V and Security

RISC-V's open and clean-slate design presents a unique opportunity to ingrain security for the next generation of compute infrastructure.

- Foundational Security & Cryptography
- Software Hardening
- Trusted & Confidential Computing
- Security Model & Lifecycle









Introduction to Confidential Computing

Confidential Computing protects data-in-use by performing computation in a hardware-based, attested Trusted Execution Environment (TEE).







A critical aspect of TEEs are the requirements of hardware-based isolation, and attestation (cryptographic-verification) of the Trusted Computing Base (TCB).







An example use case – Confidential Al

- Cryptographically-verifiable protection of data and models throughout the Al lifecycle, especially when such data is in use.
 - Enables confidentiality for: model weights, proprietary training data, inference queries
 - o Enables data-controls during multi-party, federated training and inferencing
 - Mitigates insider threats to ensure model safety and training isolation
 - Mitigates sensitive data breaches and enables compliance with data privacy regulations
- Requires TEE on general purpose CPUs and GPUs
 - Must provide <u>Data Confidentiality</u>, <u>Data Integrity</u>, <u>Code Integrity</u> and <u>Attestation</u>.





Confidential Computing Threat Model (50K foot summary)

ASSETS Software Attacks Protocol Attacks Cryptographic Attacks Basic Physical Attacks* Basic Supply-chain Attacks* **TCB**





Version 0.3, 05/2024: This document is in development. Assume everything can change. See http://riscv.org/spec-state for details.

Out of scope:

- * Advanced Physical Attacks
- * Advanced Supply-chain Attacks
- * Denial of Service (DoS) Attacks



Adversaries

* Local/Remote Software

* Local/Remote Hardware

- Un-Priv/ Priv.

-Non-invasive/ Invasive



Confidential Computing on RISC-V

Data Confidentiality

Data Integrity

Code Integrity

Attestation

ISA Extensions

- Protected execution state
- Scalable isolation of resources

Non-ISA (HW)

- SoC-wide data protection across accelerators
- HW Root of Trust
- QoS, Debug

Non-ISA (SW ABI)


 ABI for workload resource management and device, accelerator assignment







Brief background of RISC-V Priv ISA and Hypervisor Ext.




https://github.com/riscv/riscv-isa-manual







Brief background of RISC-V Priv ISA and Hypervisor Ext.



https://github.com/riscv/riscv-isa-manual









Confidential VM Extension (CoVE) Reference Arch.

New Security Objectives - Bootstrap one or more **TEE Security Manager(s)** (**TSM**) domain to host new type of VMs - **TEE VMs** (**TVMs**)

- Isolation of OS/VMM-domain-accessible memory from the TSM-domain-accessible memory, while allowing host OS/VMM to manage resource assignment
- Enable a Root Domain Security Manager (RDSM) to mutually isolate TSMs
- Enable the TEE Security Manager (TSM) to mutually isolate TVMs
- Provide HW-rooted attestation of the TCB (including HW and SW such as RDSM, TSM).
- Leverage platform HW to protect data-in-use across the SoC:
 - Protect data that leaves the SoC/package boundaries e.g. via memory encryption of DRAM, PCIe/CXL
 - O Restrict debug, Perf., QoS monitoring
 - Enable device function binding to TVM











Supervisor Domains – priv. ISA extension

Isolation between supervisor domains via Smmtt Secondary Supervisor Secondary Supervisor Domain with Host Supervisor Secondary Domain (required) Domain (optional) H-extension (optional) Supervisor Domain (optional) Supervisor Domain Supervisor Domain Supervisor Domain (SDID) Supervisor (SDID) (SDID) Domain (SDID) VMID VMID .. additional supervisor ASID ASID ASID ASID domains VU qqA App App App ASID ASID ASID ABI ABI VS os os App App App App App ABI ABI ABI SBI SBI Hypervisor OS OS S HS (Supervisor Domain Security Manager) (Supervisor Domain Security Manager) (Supervisor Domain Security Manager) SBI SBI SBI SBI М М M-Mode (Root Domain Security Manager - RDSM)


https://github.com/riscv/riscv-smmtt






Supervisor Domain "Smsdid" Extension

- CSRs to manage "Supervisor Domain Identifiers" aka SDID assignment to harts
 - Local identifiers to manage access-control properties on harts (extends VMID, ASID)
 - Physical memory permissions programmed via a Memory Tracking Table
- M-mode SD fence instructions
 - MFENCE.SPA
 - MINVAL.SPA



Memory Tracking Table Pointer register

M-mode SD config register










Supervisor Domains "Smmtt" Extension










Supervisor Domains "Smmtt" Extension










RISC-V AIA & IOMMU (Background)

RISC-V
Advanced
Interrupt Arch.
(AIA) and
IOMMU
specifications
ratified!

https://github.com/riscv/riscv-aia

https://github.com/riscv-non-isa/riscv-iommu










Supervisor Domains "IO-MTT" extension

- Supervisor domains may be granted control over DMA-capable devices by assigning IOMMU instances to the SD.
- Security Objective DMA from the devices and the IOMMU linked with a SD must adhere strictly to the access protections encoded in the MTT of the respective SD.
- Also, using the MTT, the RDSM enforces that the IOMMU memorymapped programming regions are access-restricted to the SD the IOMMU is assigned to.










RISC-V Advanced Interrupt Arch. (Background)




MSI – Message signaled interrupt







RISC-V AIA










RISC-V AIA



AMO – Atomic Memory operation

MRIF – Memory resident interrupt file








Supervisor Domains "Smsdia" Extension

 SD-0
 SD-1
 ...
 SD-N

 ↑ SEH-0
 ↑ SEH-1
 ↑ SEH-N

 SD-0
 APLIC/IMSIC
 APLIC/IMSIC
 APLIC/IMSIC

- Security Objective RDSM must enforce integrity of interrupt delivery to the Supervisor Domain
- Ideally for devices assigned to a SD, external interrupts can be directly assigned to the SD. Smsdia enables this functionality.
- RDSM uses MTT to limit access and enforce exclusive SD access to assigned interrupt controllers, and uses the msdcfg CSR to select the interrupt controller to associate to the SD. The RDSM uses CSRs msdeip and msdeie to get notifications when SD is not active.
- Once an implemented interrupt controller is selected for SD, the H/S mode CSR interaction remains the same as defined in AIA.










Non-ISA (CoVE ABI)

- CoVE specifies two primary interfaces:
 - COVH ABI between OS/VMM and the TSM
 - COVG ABI between the TVM and the TSM
- COVH provides interfaces for:
 - TSM and TVM Measurement and Attestation
 - Memory Conversion between Domains
 - TVM HW state isolation & execution
 - Secure Interrupt Mgmt
 - O Debug & Performance monitoring
- COVG provides interfaces for:
 - Extending dynamic measurements
 - Getting attestation credentials
- Salus is the Rivos open source (Rust-based)
 TSM. https://github.com/rivosinc/salus
- CoVE-IO extends the ABI to enable device function binding to the TVM (see next slides)



Smmtt QEMU at https://github.com/grg-haas/smmtt

SW Security WG forming in:










Extending CoVE for TEE-IO

- Uses IO-MTT, and Smsdia to enable RDSM to manage IOMMU and device assignment isolation
- CoVE-IO extends ABI to assign devices to TVMs
 - Common API for connect, bind, accept being discussed in the Linux CoCo community
- CoVE-IO also uses industry standards such as SPDM, and PCIe IDE and TDISP for device authentication and state management.










Other Non-ISA (Platform)

HW Root Of Trust

- Supports identity, attestation to provide cryptographic evidence of the TCB elements:
 - O HW RoT HW and FW
 - RDSM (TSM-driver)
 - TEE Security Manager for a SD
 - TEE VM
- The HW RoT should support a layered attestation model e.g. TCG DICE (Device Identity Composition Engine), and the IETF RATS framework for attestation
- E.g. OpenTitan (Darjeeling) uses a RISC-V core and is open-source secure silicon RoT for instantiation within a larger SoC or chiplet.

https://opentitan.org/



CDI = Compound Device Identity







Other Non-ISA (Platform)

- Mitigate other threats to TEE data on SoC:
 - Data leaving the SoC package to DRAM, PCIe, CXL etc.
 - Invasive Debug via scan, trace etc;
 - Machine monitoring: QoS, Performance counters
 - Critical configuration of address decoders, routing tables etc.;

Mitigations

- Cryptographic protections (confidentiality, integrity and replay protection)
- Filtering by Supervisor Domain (by HW or TCB SW)
- Opt-in and Activation status reflected in attestation
- Restricted access, configure and/or verified by TCB HW/SW (eg. RoT, RDSM)

https://github.com/riscv-non-isa/riscv-external-debug-security



Confidential Computing on RISC-V

RISC-V Priv ISA, H-ext. AIA Protected execution state ISA Extensions +Smsdid Scalable isolation of resources +Smmtt Data +Smsdia Confidentiality RISC-V IOMMU. AIA Data Integrity SoC-wide data protection spanning devices, accelerators + IO-MTT Non-ISA (HW) •HW Root of Trust +SD CBQRI QoS, Debug Sec. Ext Dbg Code Integrity * HW RoT Attestation Non-ISA (SW **RISC-V** •ABI for workload resource management and device, CoVE. accelerator assignment ABI) CoVE-IO







Summary & Call to Action

- RISC-V's open and clean-slate design presents a unique opportunity to ingrain security for the next generation of compute infrastructure.
- Confidential computing is a key security capability for RISC-V platforms for scalable multi-tenant data-in-use protection.
- RVI Task groups are actively working on ratification of CoVE[-IO] ABIs, as well as RISC-V Priv. ISA extensions for Supervisor Domains.
 - Review and provide feedback (via issues/PRs) on specs from TGs
 - Participate in open source SW development towards ratification









Thanks for your attention

Acknowledgements (in alphabetical order)

Andrew Bresticker, Andy Dellow, Anup Patel, Atish Patra, Atul Khare, Beeman Strong, Christian Bolis, Dean Liberty, Deepak Gupta, Dingji Li, Dong Du, Dylan Reid, Eckhard Delfs, Fabrice Marinet, Gokhan Kaplayan, Greg Favor, Gregor Haas, Guerney Hunt, Jiewen Yao, Kailun Qin, Krste Asanovic, Mark Hill, Manuel Offenberg, Nick Kossifidis, Nick Wood, Osman Koyuncu, Paul Elliott, Qing Li, Rajnesh Kanwal, Rob Bradford, Ravi Sahita, Samuel Holland, Samuel Ortiz, Vedvyas Shanbhogue, Wojchiech Ozga, Yann Loisel and others.

Folks contributing in Security HC, Trusted Computing SIG, AP-TEE TG, AP-TEE-IO TG, Smmtt TG, Runtime Integrity SIG, SoC Infra HC, DTPM SIG, Hypervisor SIG, PRS TG, Priv IC

