# Experiment 5: Sequence Generator A submission Report


Hardik Panchal Roll Number 200070054 EE-214, WEL, IIT Bombay October 2, 2021

## Overview of the experiment:

In this experiment we have to describe a sequence generator circuit in both structural and behavioral way. The desired sequence is given below in the design part. Also, the reset input was given so when reset in high we have to make some default value as output here it was 2.

I will be presenting here the design and code for this and also screenshots of successful RTL and Gate Level simulations.


## Approach to the experiment:



This circuit is my main guide for structural part. I have used three flipflops which were declared in the flipflops package. D2, D1 and D0 were determined using K-maps and their minimized expressions were used in the code, which can be seen in the above figure also. Reset was given according to that reset term. So, for example if by encountering reset our circuit has to output 2 then its binary representation is 010 in 3 bits. From this we can make the flipflop design and use them.

Behavioral part was very easy. It has just few case statements and using that we can code our needed functionality.

# Design document and VHDL code if relevant:




### **Behavioral part:**

### **Architecture of main logic:**

```
architecture behav of sequence_behavior is
--state binary encoding
signal state:std logic vector(2 downto 0);
constant s_0:std_logic_vector(2 downto 0):="000";
constant s_1:std_logic_vector(2 downto 0):="001";
constant s_2:std_logic_vector(2 downto 0):="010";
constant s_3:std_logic_vector(2 downto 0):="011";
constant s_4:std_logic_vector(2 downto 0):="100";
constant s_5:std_logic_vector(2 downto 0):="101";
constant s_6:std_logic_vector(2 downto 0):="110";
constant s_7:std_logic_vector(2 downto 0):="111";
begin
-- process for next state and output logic
reg_process: process(clock,reset)
begin
if(reset='1')then
state<= s_2; -- write the reset state
elsif(clock'event and clock='1')then
case state is
   --reset
   when s 2=>
  state<=s 0;
   when s 0=>
  state<=s_6;
   when s_6=>
  state<=s_7;
   when s_7=>
  state<=s 1;
   when s_1=>
  state<=s 3;
   when s_3=>
  state<=s 5;
   when s_5=>
  state<=s_4;
   when s_4=>
  state<=s 2;
```

```
-- DEFAULT CASE
    when others=>
     state<= s_2;-- write the reset state
    end case:
end if;
end process reg_process;
-- output logic concurrent statemet or one more process
y<=state;
end behav;
Structural part:
Architecture of main logic:
architecture struct of sequence_generator_structural is
signal D2,D1,D0 :std_logic;
signal Q:std_logic_vector(2 downto 0);
begin
D2 \le (Q(2) \text{ xnor } (Q(1) \text{ xor } Q(0)));
D1<= ((Q(2) \text{ and } (not(Q(0)))) \text{ or } ((not(Q(2))) \text{ and } (not(Q(1)))));
D0 \le ((Q(0) \text{ and } (not(Q(2)))) \text{ or } (Q(2) \text{ and } Q(1)));
y(2) \le Q(2);
y(1) \le Q(1);
y(0) \le Q(0);
dff_0 : dff0 port map(D0,clock,reset,Q(0));
dff_1 : dff1 port map(D1,clock,reset,Q(1));
--Q2
dff_2 : dff2 port map(D2,clock,reset,Q(2));
end struct;
```


## RTL View:




# **DUT Input/Output Format:**


```
Input: reset clock LSB = clock MSB = reset
Output: y2 y1 y0 LSB = y0, MSB = y1
Some Test Cases from TRACEFILE.txt
Format: reset clock y2 y1 y0
10 010 000
11 010 000
00 010 111
01 000 000
00 000 111
01 110 000
00 110 111
01 111 000
00 111 111
01 001 000
00 001 111
01 011 000
00 011 111
01 101 000
00 101 111
01 100 000
00 100 111
01 010 000
00 010 111
```


## **RTL Simulation:**







## Gate-level Simulation:





# Krypton board:





## Some outputs from out.txt(For both behavioral and Structural part): 10 010 Success 11 010 Success 00 010 Success 01 000 Success 00 000 Success 01 110 Success 00 110 Success **01 111 Success** 00 111 Success 01 001 Success 00 001 Success 01 011 Success 00 011 Success 01 101 Success 00 101 Success 01 100 Success 00 100 Success 01 010 Success 00 010 Success

#### Observations:

The main observation and learning outcome from this experiment consisting of sequential circuit was that describing this type of circuit is very easy in behavioral style while structural style demands more effort. Using behavioral style of coding we can easily describe the sequential circuits. In structural style we had to use the sequential element flip flop which was again described in behavioral style.

## References:

My main reference was our course webpage it contained many useful things such as a sample code and many other specifications. It also had one handout for this experiment which was very helpful. This I used as my reference.