Experiment 2: Vowel Detector A submission Report

Hardik Dhansukhbhai Panchal Roll Number 200070054 EE-214, WEL, IIT Bombay August 19, 2021

Overview of the experiment:

The purpose of this experiment was to get familiar with structural modelling concept used in VHDL codes. Means we have to instantiate components and use port map to connect those components.

We have to make a logic description of vowel detector. In that we have 16 alphabets and our code should identify the vowels and output 1 for that and 0 for other.

I have first made the DUT.vhdl file to take input and output data from TRACEFILE.txt and stored them as a vector. Modified the Testbench.vhdl according to need. Made K-map for this logic implementation and tried to minimise it and I succeed with making this whole implementation with only 4 gates.

My report has the RTL view of my design, the screenshots of RTL and Gate-Level simulations which contains their waveform window and transcript window. I have also specified the input and output format with MSB/LSB and wrote some test cases to elaborate. I have attached my DUT file code and main vowel detector file code also.

Approach to the experiment:

Vouel- detector
There made this k map to find the logical description of the output.
To I 00 01 11 10 To I 3 2 II = Xa
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
10 1 0 9 0 11 0 10
→ I have written the decimal value of each square in right common → I have written I at the place of
out other places.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$= \left(\left(\overline{J_0} + \overline{J_1} \right) \cdot \overline{J_2} + \left(\overline{J_0} \right) \cdot \left(\overline{J_1} \right) \right) \cdot \overline{J_2}$ final $= \left(\left(\overline{J_0} + \overline{J_1} \right) \cdot \overline{J_2} + \left(\overline{J_0} \right) \cdot \overline{J_2} \right)$ which uses which uses $= \left(\overline{J_0} + \overline{J_1} \right) \times NOR \left(\overline{J_1} \right) \cdot \overline{J_2}$
Y = (Io-I)() Iz]. I

Design document and VHDL code if relevant:

Code of DUT.vhdl

```
× 🐽
                                      Testhench vhdl
                                                        × 4
                                                                                      × de
                                                                                                     DUT.vhdl
          bonus vhdl
                                                                      Gates vhdl
 图 | 66 (7 ) 課 課 | 四 哲 他 | 0 🐷 🛂 📖 🗏
    library ieee;
use ieee.std_logic_1164.all;
    ⊟entity DUT is
         port(input_vector: in std_logic_vector(3 downto 0); output_vector: out std_logic_vector(0 downto 0));
8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 24 25 26 27 28 29
    ⊟architecture DutWrap of DUT is
         component vowel_det is
  port(I3, I2, I1, I0: in std_logic; Y: out std_logic);
end component;
      begin
         add_instance: vowel_det
                => output_vector(0)
30
31
32
      end DutWrap;
```

Code of main file (bonus.vhdl)


```
×
                                                                            × ••
                                                                                                                                           DUT.vhdl
             bonus.vhdl
                                                    Testbench.vhdl
                                                                                                Gates.vhdl
⊟entity vowel_det is
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
         port (I3, I2, I1, I0: in std_logic; Y: out std_logic);
       end entity vowel_det;
      marchitecture Struct of vowel_det is
     ecomponent AND_2 is
    port (A, B: in std_logic; Y: out std_logic);
    end component AND_2;
      component OR_2 is
    port (A, B: in std_logic; Y: out std_logic);
    end component OR_2;
      component INVERTER is
    port (A: in std_logic; Y: out std_logic);
    end component INVERTER;
      component XNOR_2 is
    port (A, B: in std_logic; Y: out std_logic);
    end component XNOR_2;
31
32
33
34
35
36
37
38
39
40
        signal m, n, o: std_logic;
       begin
              H1: INVERTER port map (I3, m);

H2: AND_2 port map (I1, I0, n);


H3: XNOR_2 port map (I2, n, o);

H4: AND_2 port map (m, o, Y);
       Lend Struct;
                                                                                                                                                                                            0% 00:00:00
```

Design:



RTL View:



DUT Input/Output Format:

Input in TRACEFILE.txt has 4 bits. The first one MSB was x3, second x2, third x1 and fourth x0. Output has 1 bit. It is Y.

Format of TRACEFILE.txt:

<x3 x2 x1 x0> <Y> 1

Test Cases:

0000 1 1

0001 0 1

0010 0 1

0011 0 1

0100 1 1

0101 0 1

0110 0 1

0111 0 1

1000 1 1

1001 0 1

1010 0 1

1011 0 1

1100 0 1


1101 0 1

1110 1 1


1111 0 1

RTL Simulation:

RTL Simulation_Waveform



RTL Simulation_Transcript




Gate-level Simulation:

Gate Level Simulation_Waveform



Gate Level Simulation_Transcript



Krypton board*:

Map the logic circuit to the Krypton board and attach the images of the pin assignment and output observed on the board (switches/LEDs).

Observations*:

You must summarize your observations, either in words, using figures and/or tables.

References:

As a reference to theory of K-map part I have used Prof. BGF's slides of course EE 113, which he has taught us last year. It was very helpful to understand K-maps and their implementations. Prof. Dinesh Sharma's VHDL slides were also useful as a reference to write VHDL codes.