# Experiment 1: ALU A submission Report

Hardik Panchal Roll Number 200070054 EE-214, WEL, IIT Bombay September 27, 2021

## Overview of the experiment:

In the experiment we have to describe an ALU using behavioral modelling. The ALU has to perform 4 different operations based on the input S1 and S0.

First function was to concatenate two 4-bit inputs and make one 8-bit output.

Second function was to add two 4-bit inputs and make one 8-bit output.

Third function was to do a bitwise XOR operation of two 4-bit inputs and report 8-bit output by concatenating extra zeros in front of output.

Last function was to output the double of 4-bit input as 8-bit output.

I will be presenting here the design and code for this and also screenshots of successful RTL and Gate Level simulations.

## Approach to the experiment:


I firstly described the addition function in behavioral style and used that for accomplishing first and last function.

I used the in built xor operator to do bitwise xor of two inputs to implement third function.

I used the in built & operator to concatenate two inputs to implement fourth function and also, I used this operator to make my other 4-bit output into 8-bit output via concatenating extra zeros in front of them.

19 19 19		
		ALU
	$\rightarrow$	First I implemented Addition function
		in behavioral style to use it iii
51 5		different functions.
		Concut (AB) - A & B - 8 bit ardput
0	1	A+B -> add (A,B) - 8 bit
WITH THE		output
1 (	7	A xor B - 4 bit
		output
		50 pad with Extou zonus
		"0000" & (A 200B) - 8 bit
34-10		output
t	1	$2A = A + A \rightarrow add(A, A) - 8bit$
		output
		+ 51 & 50 wed as a selection lines.

## Design document and VHDL code if relevant:




#### Code of an architecture:

```
architecture a1 of alu_beh is
  function add(A: in std logic vector((operand width*2)-1 downto 0); B: in
std_logic_vector((operand_width*2)-1 downto 0))
     return std_logic_vector is
                                 variable sum : std_logic_vector(7 downto 0) := (others => '0');
                                 variable carry : std_logic_vector(8 downto 0) := (others => '0');
    begin
                         carry(0) := '0';
                                 for i in 0 to 7 loop
                                                 sum(i) := A(i) xor B(i) xor carry(i);
                                                 carry(i+1) := (A(i) and B(i)) or (carry(i) and (A(i) xor
B(i)));
                                 end loop;
       return sum;
  end add:
begin
alu: process(A, B, sel)
        variable answer1 : std_logic_vector(7 downto 0);
        variable answer2 : std_logic_vector(7 downto 0);
        variable Anew : std_logic_vector(7 downto 0);
        variable Bnew : std_logic_vector(7 downto 0);
        variable answer3 : std_logic_vector(7 downto 0);
        variable answer3 0 : std logic vector(3 downto 0);
        variable answer4 : std_logic_vector(7 downto 0);
        variable answer4 0 : std logic vector(7 downto 0);
```

```
begin
       if (sel = "00") then
                       answer1 := A&B;
                       op <= answer1;
       elsif (sel = "01") then
                       Anew := "0000" & A;
                       Bnew := "0000" & B;
                       answer2 := add(Anew,Bnew);
                       op <= answer2;
       elsif (sel = "10") then
                       answer3_0 := A xor B;
                       answer3 := "0000" & answer3_0;
                       op <= answer3;
       else
                       answer4_0 := "0000" & A;
                       answer4 := add(answer4_0, answer4_0);
                       op <= answer4;
       end if;
end process; -- alu
end a1; -- a1
```


#### RTL View:




# **DUT Input/Output Format:**

```
Input: S1 S0 A3 A2 A1 A0 B3 B2 B1 B0
                                     LSB = B0, MSB = S1
Output: Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
                                     LSB = Y0, MSB = Y7
Some Test Cases from TRACEFILE.txt
Format: S1 S0 A3 A2 A1 A0 B3 B2 B1 B0 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
0101010110 00001011 11111111
0101010111 00001100 11111111
0101011000 00001101 11111111
0101011001 00001110 11111111
0101011010 00001111 11111111
0101011011 00010000 11111111
0101011100 00010001 11111111
0101011101 00010010 11111111
0101011110 00010011 11111111
0101011111 00010100 11111111
0101100000 00000110 11111111
0101100001 00000111 11111111
0101100010 00001000 11111111
0101100011 00001001 11111111
0101100100 00001010 11111111
0101100101 00001011 11111111
0101100110 00001100 11111111
0101100111 00001101 11111111
```

#### **RTL Simulation:**



#### Gate-level Simulation:



## Krypton board:

We have used scanchain for this experiment. So out.txt has output which I got using scanchain. rJTAG 0.10 #1502 Opyright (C) 2002, 2003 ETC s.r.o. Opyright (C) 2007, 2008, 2009 Kolja Waschk and the respective authors UPJTAG is free software, covered by the GNU General Public License, and you are welcome to change it and/or distribute copies of it under certain conditions. There is absolutely no warranty for UrJTAG. ARNING: UrJTAG may damage your hardware!
ype "quit" to exit, "help" for help. O 🛱 🔚 🔗 🧿 🙋 🚾 🐷 🗞 🕟 💷 🧥 32°C ^ 🗺 / # ENG 17:11 🖵 Type here to search Microsoft Windows [Version 10.0.19043.1237] (c) Microsoft Corporation. All rights reserved. :\Third Semester\EE 214\Labs\21 September>scan\_vjtag.exe TRACEFILE.txt out.txt 'type': 6, 'id': 67330064, 'description': b'Dual RS232-HS A', 'serial': b'A'} :\Third Semester\EE 214\Labs\21 September> O 🛱 🛜 🥝 💿 🔃 🔲 🕒 🕒 🔝 🖺 32°C ^ 🗷 🖟 🕏 ENG 17:12 🔩 Type here to search

#### Some outputs from out.txt 0111011011 00011000 Success 0111011100 00011001 Success 0111011101 00011010 Success 0111011110 00011011 Success 0111011111 00011100 Success 0111100000 00001110 Success 0111100001 00001111 Success 0111100010 00010000 Success 0111100011 00010001 Success 0111100100 00010010 Success 0111100101 00010011 Success 0111100110 00010100 Success 0111100111 00010101 Success 0111101000 00010110 Success 0111101001 00010111 Success 0111101010 00011000 Success 0111101011 00011001 Success 0111101100 00011010 Success 0111101101 00011011 Success 0111101110 00011100 Success

#### Observations:

The main observation and learning from this experiment were to how to implement the functions using behavioral style.

We can see that if S1='0' and S2='0' then our design will concatenate two 4-bit inputs A and B and report it as 8-bit output.

if S1='0' and S2='1' then our design will add two 4-bit inputs A and B and report it as 8-bit output. if S1='1' and S2='0' then our design will do bitwise xor of two 4-bit inputs A and B and report it as 8-bit output.

if S1='1' and S2='1' then our design will add two 4-bit inputs A and A and report it as 8-bit output 2A.

#### References:

My main reference was our course webpage it contained many useful things such as a sample code and many other specifications. This I used as my reference.