

Experiment 2: Vowel Detector

A submission Report

Hardik Dhansukhbhai Panchal
Roll Number 200070054
EE-214, WEL, IIT Bombay
August 19, 2021

Overview of the experiment:

The purpose of this experiment was to get familiar with structural modelling concept used in VHDL codes. Means we have to instantiate components and use port map to connect those components.

We have to make a logic description of vowel detector. In that we have 16 alphabets and our code should identify the vowels and output 1 for that and 0 for other.

I have first made the DUT.vhdl file to take input and output data from TRACEFILE.txt and stored them as a vector. Modified the Testbench.vhdl according to need. Made K-map for this logic implementation and tried to minimise it and I succeed with making this whole implementation with only 4 gates.

My report has the RTL view of my design, the screenshots of RTL and Gate-Level simulations which contains their waveform window and transcript window. I have also specified the input and output format with MSB/LSB and wrote some test cases to elaborate. I have attached my DUT file code and main vowel detector file code also.

Approach to the experiment:

Vowel- detector

→ I have made this k-map to find the logical description of the output.

$I_0 I_1 \backslash I_2 I_3$	00	01	11	10
00	1 ⁰	0 ¹	0 ³	0 ²
01	1 ⁴	0 ⁵	0 ⁷	0 ⁶
11	0 ¹²	0 ¹³	0 ¹⁵	1 ¹⁴
10	1 ⁸	0 ⁹	0 ¹¹	0 ¹⁰

Note

$$\begin{aligned} I_0 &\equiv X_3 \\ I_1 &\equiv X_2 \\ I_2 &\equiv X_1 \\ I_3 &\equiv X_0 \end{aligned}$$

→ I have written the decimal value of each square in right corner

⇒ I have written 1 at the place of vowel (which are 4; A, E, I, O) & 0 at other places.

$$\text{so, output } Y = \underbrace{\bar{I}_0 \bar{I}_2 \bar{I}_3}_{0 \& 4} + \underbrace{\bar{I}_1 \bar{I}_2 \bar{I}_3}_{0 \& 8} + \underbrace{I_0 I_1 I_2 \bar{I}_3}_{14}$$

$$= (\bar{I}_0 \bar{I}_2 + \bar{I}_1 \bar{I}_2 + I_0 I_1 I_2) \bar{I}_3$$

$$= ((\bar{I}_0 + \bar{I}_1) \cdot \bar{I}_2 + (I_0 \cdot I_1 I_2)) \cdot \bar{I}_3$$

$$= ((\bar{I}_0 \bar{I}_1) \cdot \bar{I}_2 + (I_0 I_1) \cdot \bar{I}_2) \cdot \bar{I}_3$$

$$= [(I_0 I_1) \text{ XNOR } (I_2)] \cdot \bar{I}_3$$

final
minimised
output
which uses
4-gates

$$Y = [(I_0 \cdot I_1) \odot I_2] \cdot \bar{I}_3$$

Design document and VHDL code if relevant:

Code of DUT.vhdl


```
bonus.vhdl  Testbench.vhdl  Gates.vhdl  DUT.vhdl
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity DUT is
5
6      port(input_vector: in std_logic_vector(3 downto 0); output_vector: out std_logic_vector(0 downto 0));
7
8  end entity;
9
10 architecture DutWrap of DUT is
11
12     component vowel_det is
13         port(I3, I2, I1, I0: in std_logic; Y: out std_logic);
14     end component;
15
16 begin
17
18     add_instance: vowel_det
19     port map (
20         -- order of inputs Cin B A
21         I3 => input_vector(0),
22         I2 => input_vector(1),
23         I1 => input_vector(2),
24         I0 => input_vector(3),
25
26         Y => output_vector(0)
27     );
28
29 end DutWrap;
```

Code of main file (bonus.vhdl)


```
bonus.vhdl  Testbench.vhdl  Gates.vhdl  DUT.vhdl
1  library ieee;
2  use ieee.std_logic_1164.all;
3  library ieee;
4  use ieee.std_logic_1164.all;
5  library work;
6  use work.Gates.all;
7
8  entity vowel_det is
9
10     port (I3, I2, I1, I0: in std_logic; Y: out std_logic);
11
12 end entity vowel_det;
13
14 architecture Struct of vowel_det is
15
16     component AND_2 is
17         port (A, B: in std_logic; Y: out std_logic);
18     end component AND_2;
19
20     component OR_2 is
21         port (A, B: in std_logic; Y: out std_logic);
22     end component OR_2;
23
24     component INVERTER is
25         port (A: in std_logic; Y: out std_logic);
26     end component INVERTER;
27
28     component XNOR_2 is
29         port (A, B: in std_logic; Y: out std_logic);
30     end component XNOR_2;
31
32     signal m, n, o: std_logic;
33
34 begin
35     H1 : INVERTER port map (I3, m);
36     H2 : AND_2 port map (I1, I0, n);
37     H3 : XNOR_2 port map (I2, n, o);
38     H4 : AND_2 port map (m, o, Y);
39
40 end Struct;
```

0% 00:00:00

Design:



RTL View:



DUT Input/Output Format:

Input in TRACEFILE.txt has 4 bits. The first one MSB was x3, second x2, third x1 and fourth x0.
Output has 1 bit. It is Y.

Format of TRACEFILE.txt:


<x3 x2 x1 x0> <Y> 1

Test Cases:

```
0000 1 1
0001 0 1
0010 0 1
0011 0 1
0100 1 1
0101 0 1
0110 0 1
0111 0 1
1000 1 1
1001 0 1
1010 0 1
1011 0 1
1100 0 1
1101 0 1
1110 1 1
1111 0 1
```

RTL Simulation:

RTL Simulation_Waveform



RTL Simulation_Transcript

The screenshot shows the ModelSim interface with the transcript window open. The transcript displays the simulation process, including loading packages, compiling the entity Testbench, and the successful completion of the simulation at 320 ns.

```
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Testbench
-- Compiling architecture Behave of Testbench
End time: 16:32:51 on Aug 19, 2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0


# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_Insim -L maxv -L rtl_work -L work -voptargs="+acc" Testbench
# Start time: 16:32:51 on Aug 19, 2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavior)
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.vowel_det(struct)
# Loading work.inverter(equations)
# Loading work.and_2(equations)
# Loading work.xnor_2(equations)

# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Note: SUCCESS, all tests passed.
# Time: 320 ns Iteration: 0 Instance: /testbench


V$SIM 2>
```


Gate-level Simulation:

Gate Level Simulation_Waveform



Gate Level Simulation_Transcript



Krypton board*:

Map the logic circuit to the Krypton board and attach the images of the pin assignment and output observed on the board (switches/LEDs).

Observations*:

You must summarize your observations, either in words, using figures and/or tables.

References:

As a reference to theory of K-map part I have used Prof. BGF's slides of course EE 113, which he has taught us last year. It was very helpful to understand K-maps and their implementations. Prof. Dinesh Sharma's VHDL slides were also useful as a reference to write VHDL codes.