

ESC201A EndSem Part 3

SHIV NARAYAN

TOTAL POINTS

16 / 20

QUESTION 1

Q1 10 pts

1.1 1(a) 2 / 2

- ✓ **+ 2 pts** Completely Correct
- + 0 pts Completely Incorrect
- + 0 pts Not Attempted
- + 0 pts Copied

1.2 1(b) 0 / 3

- + 3 pts Completely Correct
- ✓ **+ 0 pts** Completely Incorrect
- + 0 pts Not Attempted
- + 0 pts Copied
- + 1 pts Correct number of 1 to 2 decoders used
- + 2 pts Final implementation correct

1.3 1(c) 5 / 5

- + 5 pts Completely Correct
- + 0 pts Completely Incorrect
- + 0 pts Not Attempted
- + 0 pts Copied
- ✓ **+ 2 pts** Minimized PoS expression correct
- ✓ **+ 3 pts** Final implementation using 2-input NOR gates correct

QUESTION 2

Q2 10 pts

2.1 2(a) 3 / 4

- + 4 pts Completely Correct
- + 0 pts Completely Incorrect
- + 0 pts Not Attempted
- + 0 pts Copied
- ✓ **+ 2 pts** Excitation table correct
- + 2 pts Final implementation correct
- + 1 Point adjustment
- Final implementation is partially correct

2.2 2(b) 6 / 6

- ✓ **+ 6 pts** Completely Correct
- + 0 pts Completely Incorrect
- + 0 pts Not Attempted
- + 0 pts Copied
- + 1 pts Counter states and transitions correctly identified
- + 3 pts Assignment to D inputs of the two flip flops correct
- + 2 pts Final implementation schematic correct

Name

SHIV NARAYAN

Roll No.

210978

Seat/Room No.


582 / L20

1 (a). Prove using basic postulates of Boolean algebra that $x + \bar{x} \cdot y = x + y$. [2]

We know $x + x \cdot y = x$ as $x \cdot (1+y) = x \cdot 1 = x$ $1+y = 1$ Always
 replacing x
 $x + x \cdot y + \bar{x} \cdot y \Rightarrow x + y(x + \bar{x}) = x + y = \text{RHS}$
 LHS
 $x + \bar{x} = 1$
 Always

1 (b). Implement a 3 to 8 decoder using only 1 to 2 decoders. Assume that each decoder has an enable signal. Label all the input and output lines. [3]

Σ	A	B	C	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
2	0	0	1	0	1	0	0	0	0	0	0
3	0	1	0	0	0	1	0	0	0	0	0
4	0	1	1	0	0	0	1	0	0	0	0
5	1	0	0	0	0	0	0	1	0	0	0
6	1	0	1	0	0	0	0	0	1	0	0
7	1	1	0	0	0	0	0	0	0	1	0
8	1	1	1	0	0	0	0	0	0	0	1



1 (c). Determine the minimized product of Sum (PoS) expression for the K-map shown below and implement using only 2-input NOR gates. Assume that complements of input variables are also available and need not be generated using gates. [5]

Using ① $\Rightarrow (\bar{x}_2 + \bar{x}_3)$


Using ② $\Rightarrow (x_4 + \bar{x}_2)$

Using ③ $\Rightarrow \bar{x}_3 + x_4$

Using ④ $\Rightarrow \bar{x}_1 + x_3 + \bar{x}_4$

$x_3 x_4$		$x_1 x_2$			
		00	01	11	10
00	1	1	1	0	0
01	0	1	0	0	0
11	0	0	0	0	0
10	1	0	1	0	0

So minimized POS = $(\bar{x}_1 + x_3 + \bar{x}_4) \cdot (\bar{x}_3 + x_4) \cdot (x_2 + \bar{x}_3)$



Two NOR gates used as inverters


2(a). For the Flip-flop with two inputs A and B whose characteristic table is shown below, determine first the excitation table and then implement the flip-flop using a D flip-flop and a 4 to 1 multiplexer. [4]

$Q(t)$	$Q(t+1)$	A	B	D
0	0	1	0	0
0	1	0	1	1
1	0	1	1	0
1	1	0	0	1


A	B	$Q(t+1)$	State
0	0	1	Set
0	1	$\bar{Q}(t)$	Toggle
1	0	0	Reset
1	1	$Q(t)$	Hold

$$D = \bar{Q} \bar{A} \bar{B} + Q \bar{A} \bar{B} = \bar{A} \bar{B}$$

A	B	$\bar{A} \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0



2(b). Design a synchronous circuit using D flip-flops that can produce the outputs y_0 and y_1 from a clock input X as shown below. The output sequence repeats after the dotted line shown below. [6]



y_0	y_1	A	B
1	1	1	1
1	0	1	0
0	1	0	1
0	0	0	0


Present state	Next state	D_A	D_B
11	10	1	0
10	01	0	1
01	00	0	0
00	11	1	1

$$D_A = A \cdot B + \bar{A} \bar{B}$$

$$D_B = A \bar{B} + \bar{A} B = \bar{B}$$

00	1
10	0
01	0
11	1

0	1
1	0



$$A \cdot B + \bar{A} \bar{B} = \bar{A} \bar{B} + A B$$

$$A \cdot B + \bar{A} \bar{B} = \bar{B} (1 - A)$$

$$(1 - A) (B \bar{B})$$