## EXAMBLE PROBLEMS


Example 3.1: How many transistors are needed to build the D flip-flop described in this section?


Pevice	Number of transistors
2-input NAND/NOR	The second secon
NOT	2
2-input AND/OR	6 (NAND/NOR + NOT)
SR latch	8 (2×NOR)
D latch	22 (SR latch + 2 × AND + NOT)
Dflip-flop	46 (2× Dlatch + NOT)


Variation: How many transistors are needed to build an enabled flip-flop?
An enabled flip-flop uses a D flip-flop and a 2-input AND gate.

Thus, an enabled flip-flop requires 52 transistors

Example 3.2: Determine output a from the waveforms of CLK and D








	- 31	-0	1 1	0	/_
	0	0	0	1	0
	0	1	1	0	1
	1	_0	0	0	1
=>	$\int_{0}^{\infty} S_{0}^{\prime} =$	SI So SI So		Sketi	$\frac{S_1}{S_0}$
	L / =	SIS0+	8 5°		-

Example 3.3: Astable circuits



Suppose Xinit = 0. Then, Y= 4 and Z=0, but then X=1.

Suppose Xinit = 1 Then, Y=0 and Z=1, but then X=0

The circuits has no stable state (astable circuit)

X, Y, and Z will oscillate between 0 and 1

Variation 5-

is this circuit stable or astable?

CLK

Page 3 of 4

Truth to	abh.	/		(	1		The state of the s	And the second s
S	R	S	R	N1	N2	Oprev	Q	Q
0	0	1	1	9	1 0	0	0	1
0	1 1	1	0	Ō	1	X	Ó	1
1	0	0	1	1	0	X	1/	0
1	1	0	0	1	1	X	1	1
Stable	sequen	Hial a	rauit	The state of the s	WWW.DO.Co.	Water Charles	The second secon	

Example 3.10 : Timing Analysis

tprq = 80ps, tserup = 50ps, tpd = 40ps, 3 logic gares. fc max =? Minimum clock cycle = Temin = tpcg+ 3tpd+tsetup = 250 ps Maximum clock frequery = femax = = = 4 GHZ

Variation:

tpcq = 75ps, tetup = 10ps, tpd = 100ps, 7 logic gares. fcmax=? Minimum clock cycle = Timin = tpcq + 7tpd + tsetyp = 785 ps Maximum clock frequency = fc max =  $\frac{1}{T_{cmin}}$  = 1.274 GHz