

Management and analysis of physics dataset: FPGA Counter

Rocco Ardino
1231629

Alessandro Lambertini
1121181

Alice Pagano
1236916

Michele Puppini
1227474

Wednesday 8th January, 2020

1

```
1  -- (this is a VHDL comment)
2
3  -- import std_logic from the IEEE library
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6
7  -- this is the entity
8  entity ANDGATE is
9      port (
10         I1 : in std_logic;
11         I2 : in std_logic;
12         O  : out std_logic);
13  end entity ANDGATE;
14
15  -- this is the architecture
16  architecture RTL of ANDGATE is
17  begin
18      O <= I1 and I2;
19  end architecture RTL;
```

Figure 1