

Management and analysis of physics dataset: FPGA Stopwatch (modulo 16)

Rocco Ardino
1231629

Alessandro Lambertini
1242885

Alice Pagano
1236916

Michele Puppini
1227474

Monday 13th January, 2020

1 Aim

The purpose of the assignment is to implement a 4-bit stopwatch, namely a counter, with the following functionalities:

- **START**: it enables the counting.
- **STOP**: it stops the counting.
- **RESET**: it resets the counting.
- **FREQUENCY SELECTOR**: it can change the frequency of the counting.
- **REVERSE SELECTOR**: it makes the stopwatch counting in reverse.

2 Implementation

The Arty7 board has 4 LEDs that could be used as a display counter ($0 \rightarrow 15$). Indeed, each LED is associated to a bit: an off LED corresponds to the bit state '0', while a blinking one corresponds to the bit state '1'. The time flow is regulated by the embedded clock of the board, which is used to implement the counter. Concerning the functionalities, START, STOP and RESET can be triggered by the embedded buttons of the board, while FREQUENCY and REVERSE SELECTORS by the four switches. In particular, three switches are used for modulating the frequency of the counting and one is used for reversing it. The actual disposition of functions is illustrated in Figure 2.




Figure 1: Arty7 board: disposition of the functionalities.

2.1 Counter

The code implementation is constituted by four main processes. The first two processes (`p_cnt` and `p_slw_cnt`) are used to implement the counter.

First of all the clock has been used to increase the value of a vector of 28 elements (`counter`) each time the clock signal shows a rising edge, as in process `p_cnt` (Listing 1).

```
1 p_cnt : process(clk,rst,sel_in) is
2   begin
3     if rst = '1' then
4       counter <= (others => '0');
5     end if;
6     if rising_edge(clk) then
7       counter <= counter +1;
8     end if;
9 end process;
```

Listing 1: `p_cnt` process.

Then, since the speed of the embedded clock is too fast, it has been slowed down in process `p_slw_cnt` (Listing 2) by creating a slow clock signal `slow_clk` and taking the i^{th} bit `slow_clk <= counter(i)`, where the value of i is determined by the frequency selector. The slow clock signal is eventually been used to update the `slow_counter` signal which reflects the four bit display counter that will be mapped to the LEDs.

```
1 p_slw_cnt : process(clk,rst,frz,slow_clk,sel_in,state) is
2   begin
3     if rst = '1' then
4       slow_counter <= (others => '0');
5     end if;
6     if rising_edge(clk) then
7       slow_clk_p <= slow_clk;
8       if state = '0' then
9         if slow_clk = '1' and slow_clk_p = '0' then
10          if sel_in(0) = '0' then
11            slow_counter <= slow_counter + 1;
12          elsif sel_in(0) = '1' then
13            slow_counter <= slow_counter - 1;
14          end if;
15        end if;
16      end if;
17    end if;
18 end process;
```

Listing 2: `p_slw_cnt` process.

2.2 FREQUENCY and REVERSE SELECTOR

In order to select manually the speed of the display counter, the value i^{th} element of the vector `counter` is chosen based on the values of the three elements of `sel` vector that reflect the position of three switches. It is implemented in the `speed` process (Listing 3). Moreover, in order to reverse the counter, `slow_counter` is updated forward (+1) or backward (-1) based on the position of a fourth switch as shown in process `p_slw_cnt` (Listing 2).

```
1 speed : process(clk,rst,slow_clk,sel) is
2   begin
3     case sel is
4       when "000" => slow_clk <= counter(27);
5       when "001" => slow_clk <= counter(26);
6       when "010" => slow_clk <= counter(25);
7       when "011" => slow_clk <= counter(24);
8       when "100" => slow_clk <= counter(23);
9       when "101" => slow_clk <= counter(22);
10      when "110" => slow_clk <= counter(21);
11      when "111" => slow_clk <= counter(20);
```

```

12     when others => null;
13 end case;
14 end process;

```

Listing 3: speed process.

2.3 START, STOP and RESET

START and STOP button has been implemented in the process `btn_state` (Listing 4), where a variable `state` is set to 1 if STOP button is pressed while it is st to '0' if START is pressed. In process `p_slw_cnt`, previously described in Listing 2, the update of `slow_counter` happens only if `state` is set to '0'. Instead, RESET button, besides setting `state` to '1' in order to stop the counter, sets `counter` and `slow_counter` to '0'.

```

1 btn_state : process(clk,rst,frz,start,slow_clk,sel_in,state) is
2     begin
3         if rising_edge(clk) then
4             if start = '1' then
5                 state <= '0';
6             elsif frz = '1' then
7                 state <= '1';
8             elsif rst = '1' then
9                 state <= '1';
10            end if;
11        end if;
12    end process;

```

Listing 4: btn_state process.

3 Simulation




Figure 2: Simulation.