Management and analysis of physics dataset: FPGA Counter

Rocco Ardino 1231629 Alessandro Lambertini 1121181 Alice Pagano 1236916

Michele Puppin 1227474

Wednesday 8th January, 2020

1

```
-- (this is a VHDL comment)
2
    -- import std_logic from the IEEE library
3
    library IEEE;
4
    use IEEE.std_logic_1164.all;
    -- this is the entity
    entity ANDGATE is
       port (
9
         I1 : in std_logic;
10
         I2 : in std_logic;
11
         0 : out std_logic);
12
    end entity ANDGATE;
13
14
    -- this is the architecture
15
    architecture RTL of ANDGATE is
16
    begin
17
       0 <= I1 and I2;
18
    end architecture RTL;
```

Figure 1