KeyStone C66x Multicore SoC Overview

MMI Applications Team October 2011

KeyStone Overview

- KeyStone Architecture
- CorePac & Memory Subsystem
- Interfaces and Peripherals
- Coprocessors and Accelerators
- Debug

Enhanced DSP core

Performance improvement

C66x ISA

100% upward object code compatible

4x performance improvement for multiply operation

32 16-bit MACs

Improved support for complex arithmetic and matrix computation

C67x+

C67x

Native instructions for IEEE 754, SP&DP

Advanced VLIW architecture

2x registers

Enhanced floatingpoint add capabilities

C674x

100% upward object code compatible with C64x, C64x+, C67x and c67x+

Best of fixed-point and floating-point architecture for better system performance and faster time-to-market.

C64x+

SPLOOP and 16-bit instructions for smaller code size

Flexible level one memory architecture

iDMA for rapid data transfers between local memories

C64x

Advanced fixedpoint instructions

Four 16-bit or eight 8-bit MACs

Two-level cache

FLOATING-POINT VALUE

FIXED-POINT VALUE



KeyStone Device Features

C66x CorePac

- 1 to 8 C66x Fixed/Floating-Point CorePac DSP Cores at up to 1.25 GHz
- Backward-compatible with C64x+ and C67x+ cores
- Fixed and Floating Point Operations
- RSA instruction set extensions
 - Chip-rate processing (downlink & uplink)
 - Reed-Muller decoding (CorePac 1 and 2 only)

Memory Subsystem

- Up to 1 MB Local L2 memory per core
- Up to 4 MB Multicore Shared Memory (MSM)
- Multicore Shared Memory Controller (MSMC)
- Boot ROM, DDR3-1600 MHz (64-bit)

Application-Specific Coprocessors

- 2x TCP3d: Turbo Decoder
- TCP3e: Turbo Encoder
- 2x FFT (FFT/IFFT and DFT/IDFT) Coprocessor
- 4x VCP2 for voice channel decoding

Multicore Navigator

- Queue Manager
- Packet DMA

Network Coprocessor

- Packet Accelerator
- Security Accelerator


Interfaces

- High-speed Hyperlink bus
- 4x Serial RapidIO Rev 2.1
- 2x 10/100/1000 Ethernet SGMII ports w/ embedded switch
- 2x PCIe Generation II
- Six-lane Antenna Interface (AIF2) for Wireless Applications o WCDMA, WiMAX, LTE, GSM, TD-SCDMA, TD-LTE o Up to 6.144-Gbps
- Additional Serials: I2C, SPI, GPIO, UART


Embedded Trace Buffer (ETB) & System Trace Buffer (STB)

Smart Reflex Enabled

40 nm High-Performance Process




CorePac & Memory Subsystem



CorePac & Memory Subsystem

- 1 to 8 C66x CorePac DSP Cores operating at up to 1.25 GHz
 - Fixed and Floating Point Operations
 - Code compatible with other C64x+ and C67x+ devices
- L1 Memory can be partitioned as cache or SRAM
 - 32KB L1P per core
 - 32KB L1D per core
 - Error Detection for L1P
 - Memory Protection
- Dedicated and Shared L2 Memory
 - 512 KB to 1 MB Local L2 per core
 - 2 to 4 MB Multicore Shared Memory (MSM)
 - Multicore Shared Memory Controller (MSMC)
 - Error detection and correction for all L2 memory
 - MSM available to all cores and can be either program or data
- Boot ROM

Memory Expansion




CorePac & Memory Subsystem

Memory Expansion

- Multicore Shared Memory Controller (MSMC)
 - Arbitrates CorePac and SoC master access to shared memory
 - Provides a direct connection to the DDR3 EMIF
 - Provides CorePac access to coprocessors and IO peripherals
 - Memory protection and address extension to 64 GB (36 bits)
 - Provides multi-stream pre-fetching capability
- DDR3 External Memory Interface (EMIF)
 - Support for 1x 16-bit, 1x 32-bit, and 1x 64-bit modes
 - Supports up to 1600 MHz
 - Supports power down of unused pins when using 16-bit or 32-bit width
 - Support for 8 GB memory address
 - Error detection and correction
- EMIF-16 (Media Applications Only)
 - Three modes:
 - Synchronized SRAM
 - NAND flash
 - NOR flash
 - Can be used to connect asynchronous memory (e.g., NAND flash) up to 256 MB.

Multicore Navigator



CorePac & Memory Subsystem


Memory Expansion

Multicore Navigator

Queue Manager and Packet DMA

- Low-overhead processing and routing of packet traffic
- Simplified resource management
- Effective inter-processor communications
- Abstracts physical implementation from application host software
- Virtualization to enable dynamic load balancing and provide seamless access to resources on different cores
- 8K hardware queues and 16K descriptors
 - More descriptors can reside in any shared memory
- 10 Gbps pre-fetching capability

Network Coprocessor



CorePac & Memory Subsystem


Memory Expansion

Multicore Navigator

Network Coprocessor

- Packet Accelerator (PA)
 - Support for single or multiple IP addresses
 - 1 Gbps wire-speed throughput at 1.5 Mpps
 - UDP Checksum processing
 - IPSec ESP and AH tunnels with fast path fully offloaded
 - L2 support: Ethernet, Ethertype, and VLAN
 - L3/L4 Support: IPv4/IPv6 and UDP port-based raw Ethernet or IPv4/6 and SCTP port-based routing
 - Multicast to multiple queues
 - QoS capability: Per channel/flow to individual queue towards DSP cores and support for TX traffic shaping per device
- Security Accelerator (SA)
 - Support for IPSec, SRTP, 3GPP and WiMAX Air Interface, and SSL/TLS security
 - Support for simultaneous wire-speed security processing on 1 Gbps Ethernet transmit and receive traffic.
 - Encryption Modes: ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC, CMAC, and GMAC
 - Encryption Algorithms: AES, DES, 3DES, Kasumi, SNOW 3g, SHA-1, SHA-2, and MD5

External Interfaces



CorePac & Memory Subsystem

Memory Expansion


Multicore Navigator

Network Coprocessor

External Interfaces

- SGMII allows two 10/100/1000 Ethernet interfaces
- Four high-bandwidth Serial RapidIO (SRIO) lanes for inter-DSP applications
- SPI for boot operations
- UART for development/testing
- Two PCle at 5 Gbps
- I²C for EPROM at 400 Kbps
- Application-specific Interfaces:
 - Antenna Interface 2 (AIF2) for wireless applications
 - Telecommunications Serial Port (TSIP) x2 for media applications

TeraNet Switch Fabric



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator


Network Coprocessor

External Interfaces

TeraNet Switch Fabric

- TeraNet is a process controller
 - Channel Controller
 - Transfer Controller
- TeraNet provides a configured way –
 within hardware to manage traffic
 queues and ensure priority jobs are
 getting accomplished while minimizing the
 involvement of the DSP cores.
- TeraNet facilitates high-bandwidth communications between CorePac cores, subsystems, peripherals, and memory.

Diagnostic Enhancements



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator

Network Coprocessor


External Interfaces

TeraNet Switch Fabric

Diagnostic Enhancements

- Embedded Trace Buffers (ETB) enhance the diagnostic capabilities of the CorePac.
- CP Monitor enables diagnostic capabilities on data traffic through the TeraNet switch fabric.
- Automatic statistics collection and exporting (non-intrusive)
- Monitor individual events for better debugging
- Monitor transactions to both memory end point and MMRs (memory mapped Regi)
- Configurable monitor filtering capability based on address and transaction type

HyperLink Bus



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator

Network Coprocessor

External Interfaces


TeraNet Switch Fabric

Diagnostic Enhancements

HyperLink Bus

- Provides the capability to expand the C66x to include hardware acceleration or other auxiliary processors
- Four lanes with up to 12.5
 Gbps per lane

Miscellaneous Elements



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator

Network Coprocessor

External Interfaces

TeraNet Switch Fabric

Diagnostic Enhancements


HyperLink Bus

Semaphore2 provides atomic access to shared chip-level resources.

Miscellaneous

- Boot ROM
- Power Management
- Eight 64-bit timers
- Three on-chip PLLs:
 - PLL1 for CorePacs
 - PLL2 for DDR3
 - PLL3 for Packet Acceleration
- Three EDMA

Device-Specific: Wireless Applications



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator

Network Coprocessor

External Interfaces

TeraNet Switch Fabric

Diagnostic Enhancements


HyperLink Bus

Miscellaneous

Application-Specific Coprocessors

- Device-Specific (Wireless Apps)
 Wireless-specific Coprocessors
 - FFTC
 - TCP3 Decoder/Encoder
 - VCP2
 - BCP
- Wireless-specific Interfaces: AIF2 x6
- Characteristics
 - Package Size: 24x24
 - Process Node: 40nm
 - Pin Count: 841
 - Core Voltage: 0.9-1.1 V
- 2x Rake Search Accelerator (RSA)

Device-Specific: Media Applications



CorePac & Memory Subsystem

Memory Expansion

Multicore Navigator

Network Coprocessor

External Interfaces

TeraNet Switch Fabric

Diagnostic Enhancements

HyperLink Bus

Miscellaneous

Application-Specific Coprocessors


Device-Specific (Media Apps)

- Media-specific Interfaces
 - TSIP x2
 - EMIF 16 (EMIF-A)
- Characteristics
 - Package Size: 24x24
 - Process Node: 40nm
 - Pin Count: 841
 - Core Voltage: 0.9-1.1 V


KeyStone Overview


- KeyStone Architecture
- CorePac & Memory Subsystem
- Interfaces and Peripherals
- Coprocessors and Accelerators
- Debug

MSMC Block Diagram



C66 TeraNet Data Connections





Multicore Navigator Overview


Multicore Navigator

- Purpose seamless inter-core communications between cores, IP and peripherals. "Fire and forget"
- Supports synchronization between cores, move data between cores, move data to and from peripherals
- Consists of a Queue Manager and multiple, dedicated Packet DMA engines
- Data transfer architecture designed to minimize host interaction while maximizing memory and bus efficiency
- Move Descriptors and buffers (or pointers to) between different parts of the Chip

Navigator hardware:

- Queue Manager Subsystem (QMSS)
- Multiple Packet DMA (PKTDMA)

Navigator Architecture




Queue Manager Subsystem (QMSS)

Features:


- 8192 total hardware queues
- Up to 20 Memory regions for descriptor storage (LL2, MSMC, DDR)
- Up to 2 Linking RAMs for queue linking/management
 - Up to 16K descriptors can be handled by internal Link RAM.
 - Second Link RAM can be placed in L2 or DDR.
- Up to 512K descriptors supported in total.
- Can copy descriptor pointers of transferred data to destination core's local memory to reduce access latency
- Major hardware components:
 - Queue Manager
 - PKTDMA (Infrastructure DMA)
 - 2 PDSPs (Packed Data Structure Processors) for:
 - Descriptor Accumulation / Queue Monitoring
 - Load Balancing and Traffic Shaping
 - Interrupt Distributor (INTD) module

Packet DMA Topology



- Multiple Packet DMA instances in KeyStone devices:
 - QMSS, PA and SRIO instances for all KeyStone devices.
 - AIF2 and FFTC (A and B) instances are only in KeyStone devices for wireless applications.
- Transfer engine interface between peripherals/accelerators and QMSS
- Autonomously determines memory buffers to fill and queues to post based on initial setup and buffer descriptor

Queues/Descriptors/Packets



XMC – External Memory Controller

The XMC is responsible for:

- 1. Address extension/translation
- 2. Memory protection for addresses outside C66x
- 3. Shared memory access path
- 4. Cache and Pre-fetch support

User Control of XMC:

- 1. MPAX registers Memory Protection and Extension Registers
- 2. MAR registers Memory attributes registers

Each core has its own set of MPAX and MAR registers!

The MPAX Registers

- Translate between physical and logical address
- 16 registers (64 bits each) control (up to) 16 memory segments.
- Each register translates logical memory into physical memory for the segment.
- Segment definition in the MPAX registers:
 - Segment size 5 bits power of 2, smallest segment size 4K, up to 4GB
 - Logical base address –
 - Physical (replacement address) base
 - Permission access type allowed in this address range

The MAR Registers

- MAR = Memory Attributes Registers
- 256 registers (32 bits each) control 256 memory segments.
 - Each segment size is 4M Bytes, from logical address 0x00000000 to address 0xffffffff
 - The first 16 registers are read-only. They control the internal memory of the core.
- Each register controls the cache-ability of the segment (bit 0) and the prefetch-ability (bit 3). All other bits are reserved and set to 0.
- All MAR bits are set to zero after reset.


KeyStone Overview

- KeyStone Architecture
- CorePac & Memory Subsystem
- Interfaces and Peripherals
- Coprocessors and Accelerators
- Debug

EDMA

3 EDMA Channel Controllers

- 1 controller in CPU/2 domain
 - 2 transfer controllers/queues with
 1KB channel buffer
 - 8 QDMA channels
 - 16 interrupt channels
 - 128 PaRAM entries
- 2 controllers in CPU/3 domain each with
 - 4 transfer controllers/queues with
 1KB or 512B channel buffer
 - 8 QDMA channels
 - 64 interrupt channels
 - 512 PaRAM entries
- Flexible transfer definition
 - Linking mechanism allows automatic PaRAM set update
 - Chaining allows multiple transfers to execute with one event
- Interrupt generation
 - Transfer completion
 - Error conditions



Interfaces Overview

Common Interfaces

- One PCI Express (PCIe) Gen II port
 - Two lanes running at 5G Baud
 - Support for root complex (host) mode and end point mode
 - Single Virtual Channel (VC) and up to eight Traffic Classes (TC)
 - Hot plug
- Universal Asynchronous Receiver/Transmitter (UART)
 - 2.4, 4.8, 9.6, 19.2, 38.4, 56, and 128 K baud rate
- Serial Port Interface (SPI)
 - Operate at up to 66 MHz
 - Two-chip select
 - Master mode
- Inter IC Control Module (I²C)
 - One for connecting EPROM (up to 4Mbit)
 - 400 Kbps throughput
 - Full 7-bit address field
- General Purpose IO (GPIO) module
 - 16-bit operation
 - Can be configured as interrupt pin
 - Interrupt can select either rising edge or falling edge
- Serial RapidIO (SRIO)
 - RapidIO 2.1 compliant
 - Four lanes @ 5 Gbps
 - 1.25/2.5/3.125/5 Gbps operation per lane
 - Configurable as four 1x, two 2x, or one 4x
 - Direct I/O and message passing (VBUSM slave)
 - Packet forwarding
 - Improved support for dual-ring daisy-chain
 - Reset isolation
 - Upgrades for inter-operation with packet accelerator

- Two SGMII ports with embedded switch
 - Supports IEEE1588 timing over Ethernet
 - Supports 1G/100 Mbps full duplex
 - Supports 10/100 Mbps half duplex
 - Inter-working with RapidIO message
 - Integrated with packet accelerator for efficient IPv6 support
 - Supports jumbo packets (9 Kb)
 - Three-port embedded Ethernet switch with packet forwarding
 - Reset isolation with SGMII ports and embedded ETH switch
- HyperLink bus
 - Hardware hooks for analog device or customer ASIC

<u>Application-Specific Interfaces</u>

For Wireless Applications

- Antenna Interface 2 (AIF2)
 - Multiple-standard support (WCDMA, LTE, WiMAX, GSM/Edge)
 - Generic packet interface (~12Gbits/sec ingress & egress)
 - Frame Sync module (adapted for WiMAX, LTE & GSM slots/frames/symbols boundaries)
 - Reset Isolation

For Media Gateway Applications

- Telecommunications Serial Port (TSIP)
 - Two TSIP ports for interfacing TDM applications
 - Supports 2/4/8 lanes at 32.768/16.384/8.192 Mbps per lane & up to 1024 DS0s

Ethernet Switch: Overview

- 3 Port Ethernet Switch
 - Port 0: CPPI port
 - Port 1: SGMII 0 Port
 - Port 2: SGMII 1 Port
- Ethernet Switch Modules
 - 2 EMAC modules
 - Address Lookup Engine (ALE) module
 - 2 Statistics modules
 - CPTS (connect Port TS) module
- The PA will be discussed later

Serial RapidIO (SRIO)


- SRIO or RapidIO provides a 3-Layered Architecture
 - Physical defines electrical characteristics, link flow control (CRC)
 - Transport defines addressing scheme (8b/16b device IDs)
 - Logical defines packet format and operational protocol
- 2 Basic Modes of Logical Layer Operation
 - DirectIO
 - Transmit Device needs knowledge of memory map of Receiving Device
 - Includes NREAD, NWRITE R, NWRITE, SWRITE
 - Functional units: LSU, MAU, AMU
 - Message Passing
 - Transmit Device does not need knowledge of memory map of Receiving Device
 - Includes Type 11 Messages and Type 9 Packets
 - Functional units: TXU, RXU
- Gen 2 Implementation Supporting up to 5 Gbps

PCle Interface

- KeyStone incorporates a single PCIe interface with the following characteristics:
 - Two SERDES lanes running at 5 GBaud/2.5GBaud
 - Gen2 compliant
 - Three different operational modes (default defined by pin inputs at power up; can be overwritten by software):
 - Root Complex (RC)
 - End Point (EP)
 - Legacy End Point
 - Single Virtual Channel (VC)
 - Single Traffic Class (TC)
 - Maximum Payloads
 - Egress 128 bytes
 - Ingress 256 bytes
 - Configurable BAR filtering, IO filtering, and configuration filtering

HyperLink Bus

- Provides a high-speed interface between device interfaces through the TeraNet switch fabric.
- A single 4x bus operating at up to 12.5 Gbps per lane
- Connections are point-to-point.



AIF 2.0

- AIF2 is a peripheral module that supports data transfers between uplink and downlink baseband processors through a high-speed serial interface. AIF2 directly supports the following:
 - WCDMA/FDD
 - LTE FDD
 - LTE TDD
 - WiMax
 - TD-SCDMA
 - GSM/Edge (OBSAI only)Autonomous DMA
- PKTDMA or AIF VBUS Master
- More efficient data transfer for OFDM standards
- FIFO-based buffer provides flexible support for various sampling frequencies.

Other Peripherals & System Elements (1/3)

TSIP

- Supports 1024 DS0s per TSIP
- Supports 2/4/8 lanes at 32.768/16.384/8.192 Mbps per lane

UART Interface – Operates at up to 128,000 baud

I2C Interface

- Supports 400Kbps throughput
- Supports full 7-bit address field
- Supports EEPROM size of 4 Mbit

SPI Interface

- Operates at up to 66 MHz
- Supports two chip selects
- Support master mode

GPIO Interface

- 16 GPIO pins
- Can be configured as interrupt pins
- Interrupt can select either rising edge or falling edge

Other Peripherals & System Elements (2/3)

EMIF16

- Used for booting, logging, announcement, etc.
- Supports NAND flash memory, up to 256MB
- Supports NOR flash up to 16MB
- Supports asynchronous SRAM mode, up to 1MB

64-Bit Timers

- Total of 16 64-bit timers
 - One 64-bit timer per core is dedicated to serve as a watchdog (or may be used as a general purpose timer)
 - Eight 64-bit timers are shared for general purpose timers
- Each 64-bit timer can be configured as two individual 32-bit timers
- Timer Input/Output pins
 - Two timer Input pins
 - Two timer Output pins
 - Timer input pins can be used as GPI
 - · Timer output pins can be used as GPO

On-Chip PLLs

- Core
- Packet & Security CoProcessors
- DDR

Other Peripherals & System Elements (3/3)

- Hardware Semaphores
- Power Management
- Support to assert NMI input for each core separate hardware pins for NMI and core selector
- Support for local reset for each core separate hardware pins for local reset and core selector


KeyStone Overview

- KeyStone Architecture
- CorePac & Memory Subsystem
- Interfaces and Peripherals
- Coprocessors and Accelerators
- Debug

Network and Security Coprocessor Overview

- Packet Accelerator (PA)
 - Deciphers and adds protocol headers to (and from) packets.
 - Standard protocols and limited user's defined protocol routing
- Security Accelerator (SA)
 - Encrypts and decrypts packages


Network Coprocessor (Logical)




Session Identification

- Hardware lookup identifies the session.
- First-pass lookup:
 - -IPv4, IPv6, or Ethernet only
 - -64 entries (16 Ethernet, 32 up to IPv6, 16 up to IPSec)
 - IP with ESP or AH as next protocol and SPI
- Second-pass lookup:
 - -8192 entries
 - -UDP, SCTP, etc. or proprietary up to 32-bit identifier within the first 128 bytes of the packet


IP/UDP or Raw Ethernet/Flow ID



IPSec Flow (IP/UDP in IP/ESP)



IPSec Transmit Flow



What is FFTC?


- The FFTC is an accelerator that can be used to perform FFT and Inverse FFT (IFFT) on data.
- The FFTC has been designed to be compatible with various OFDM-based wireless standards like WiMax and LTE.
- The Packet DMA (PKTDMA) is used to move data in and out of the FFTC module.
- The FFTC supports four input (Tx) queues that are serviced in a round-robin fashion.
- Using the FFTC to perform computations that otherwise would have been done in software frees up CPU cycles for other tasks.

FFTC Features

- Provides algorithms for both FFT and IFFT
- Multiple block sizes:
 - Maximum 8192
 - All LTE DFT (Long Term Evolution Discrete Fourier Transform) sizes
- LTE 7.5 kHz frequency shift
- 16 bits I/ 16 bits Q input and output block floating point output
- Dynamic and programmable scaling modes
 - Dynamic scaling mode returns block exponent
- Support for left-right FFT shift (switch the left/right halves)
- Support for variable FFT shift
 - For OFDM (Orthogonal Frequency Division Multiplexing) downlink, supports data format with DC subcarrier in the middle of the subcarriers
- Support for cyclic prefix
 - Addition and removal
 - Any length supported
- Three-buffer design allows for back-to-back computations
- 128-bit, CPU/3, full-duplex VBUS connection
- Input data scaling with shift eliminates the need for front-end digital AGC (Automatic Gain Control)
- Output data scaling

Turbo CoProcessor 3 Decoder (TCP3D)

- TCP3D is a programmable peripheral for decoding of 3GPP (WCDMA, HSUPA, HSUPA+, TD_SCDMA), LTE, and WiMax turbo codes.
- Turbo decoding is a part of bit processing.



TCP3D Key Features (1/2)

- Supports 3GPP Rel-7 and older (WCDMA), LTE, and WiMAX turbo decoding
- Native Code Rate: 1/3
- Radix 4 Binary and Duo-Binary MAP Decoders
- Dual MAP decoders for non-contentious interleavers
- Split decoder mode: TCP3D works as two independent, single MAP decoders
- Max Star and Max log-map algorithms
- Double Buffer input memory for lower latency transfers (except in split mode)
- 128-bit data bus for reduced latency transfers
- Input data bit width: 6 bits
- Programmable hard decision bit ordering within a 128-bit word: 0-127 or 127-0
- Soft output information for systematic and parity bits: 8 bits
- Extrinsic scaling per MAP for up to eight iterations (Both Max and Max Star)

TCP3D Key Features (2/2)

- Block sizes supported: 40 to 8192
- Programmable sliding window sizes {16, 32, 48, 64, 96, 128}
- Max number of iterations: 1 to 15
- Min number of iterations: 1 to 15
- SNR stopping criterion: 0 to 20 dB threshold
- LTE CRC stopping criterion
- LTE, WCDMA and WiMAX Hardware Interleaver Generators
- Channel Quality Indication
- Emulation support
- Low DSP pre-processing load
- Runs in parallel with CorePac
- Targets base station environment

Turbo CoProcessor 3 Encoder (TCP3E)


- TCP3E = Turbo CoProcessor 3 Encoder
 - No previous versions, but came out at same time as third version of decoder co-processor (TCP3D)
 - Runs in parallel with DSP
- Performs Turbo Encoding for forward error correction of transmitted information (downlink for basestation)
 - Adds redundant data to transmitted message
 - Turbo Decoder in handset uses the redundant data to correct errors
 - Often avoids retransmission due to a noisy channel



TCP3E Features Supported

- 3GPP, WiMAX and LTE encoding
 - 3GPP includes: WCDMA, HSDPA, and TD-SCDMA
- Code rate: 1/3
- Can achieve throughput of 250 Mbps in all three modes
- On-the-fly interleaver table generation
- Dual-encode engines with input and output memories for increased throughput
- Programmable input and output format within a 32-bit word
- Block sizes supported: 40 to 8192
- Tail biting for WiMAX
- CRC encoding for LTE

TCP3E Block Diagram



- Internally, TCP3E has dual (ping/pong) encode engines, config registers, input and output memories
- Externally, TCP3E looks like a single set of config regs and input / output buffers
- Routing to ping/pong is handled internally
- Alternates between ping and pong from one code block to the next

Bit Rate Coprocessor (BCP)

The Bit Rate Coprocessor (BCP) is a programmable peripheral for baseband bit processing. Integrated into the Texas Instruments DSP, it supports FDD LTE, TDD LTE, WCDMA, TD-SCDMA, HSPA, HSPA+, WiMAX 802.16-2009 (802.16e), and monitoring/planning for LTE-A.

Primary functionalities of the BCP peripheral include the following:

- CRC
- Turbo / convolutional encoding
- Rate Matching (hard and soft) / rate de-matching
- LLR combining
- Modulation (hard and soft)
- Interleaving / de-interleaving
- Scrambling / de-scrambling
- Correlation (final de-spreading for WCDMA RX and PUCCH correlation)
- Soft slicing (soft demodulation)
- 128-bit Navigator interface
- Two 128-bit direct I/O interfaces
- Runs in parallel with DSP
- Internal debug logging

Viterbi Decoder Coprocessor (VCP2)

The VCP2 provides:

- High flexibility:
 - Variable constraint length, K = 5, 6, 7, 8, or 9
 - User-supplied code coefficients
 - Code rates (1/2, 1/3, or 1/4)
 - Configurable trace back settings (convergence distance, frame structure)
 - Branch metrics calculation and depuncturing done in software by the DSP
- System and development cost optimization:
 - The VCP2 releases DSP resources for other processing
 - Reduces board space and power consumption by performing on-chip decoding
 - Communication between the DSP and the VCP2 is performed through the high-performance EDMA3 engine
 - Uses its own optimized working memories
 - Provides debug capabilities during frame processing
 - Libraries are provided for reduced development time

KeyStone Overview

- KeyStone Architecture
- CorePac & Memory Subsystem
- Interfaces and Peripherals
- Coprocessors and Accelerators
- Debug


Emulation Features (1/2)

- Host tooling can halt any or all of the cores on the device.
 - Each core supports a direct connection to the JTAG interface.
 - Emulation has full visibility of the CorePac memory map.
- Real-Time Emulation allows the user to debug application code while interrupts designated as real-time continue to be serviced.
 - Normal code execution runs code in the absence of a debug event halting execution with the peripheral operating in a continuous fashion.
 - Secondary code execution runs code related to the service of a real-time interrupt after a debug event has halted code execution.
 - No code execution does not run code because a debug event halts code execution, and no real-time interrupt is serviced after code execution is halted.

Emulation Features (2/2)

- Advanced Event Triggering (AET) allows the user to identify events of interest:
 - Utilize instruction and data bus comparators, auxiliary event detection, sequencers/state machines, and event counters
 - Manage breakpoints, trace acquisition, data collection via an interrupt, timing measurement, and generate external triggers
 - Control a state machine and the counters used to create the intermediate events (loop counts and state machines)
 - Allow event combining to create simple or complex triggers using modules call trigger builders
- AET logic is provided for monitoring program, memory bus, system event activity, remembering event sequences, counting event occurrences, or measuring the interval between events.
 - Perform range and identity comparisons
 - Detect exact transactions
 - Detect touching of a byte or range of bytes by memory references
- External event detectors allow monitoring of external triggers or internal states of interest (i.e., cache miss).
 - Enables four states for the identification of a sequence of triggers
 - Allow specific system activity to generate breakpoints, an interrupt used for the collection of system data, or the identification of program activity that is observed through trace
- Any system event routed to a C66x core can be routed (through software selection) to the AET.


Trace Subsystem (Simplified)



Trace Features

- Trace Pin Support for XDS560T Trace
- On-Chip Embedded Trace Buffers
 - 4 KB (Core) /32 KB (STM) on-chip receiver
 - One ETB per core for Trace and one for STM
 - Snapshot and circular buffer mode
 - Simultaneous write (sink) and read (drain) capability
 - Can be used in CoreSight ETB mode
- C66x CPU Trace:
 - Trace targets the debug of unstable code:
 - Provides for the recording of program flow, memory references, cache statistics, and application specific data with a time stamp, performance analysis, and quality assurance.
 - Bus snoopers to collect and export trace data using hardware dedicated to the trace function.
 - All or a percentage of the debug port pins can be allocated to trace for any of the cores (or a mix).
 - Program flow and timing can be traced at the same rate generated by the CPU.
 - Event trace provides a log of user-selectable system events. Event trace can also be used in conjunction with profiling tools.
 - Data references must be restricted however as the export mechanism is limited to a number of pins, which is insufficient to sustain tracing of all memory references.
 - The Advanced Event Triggering facilities provide a means to restrict the trace data exported to data of interest to maintain the non-intrusive aspect of trace.
 - Error indications are embedded in the debug stream in the event the export logic is unable to keep up with the data rate generated by the collection logic.
 - The user can optionally select the export of all specified trace data.
 - In this case, the CPU is stalled to avoid the loss of trace data
 - The user is notified that trace stalls have occurred although the number of stalls and their location is not recorded.

For more information on these features, please refer to Debug/Trace User Guide for your selected KeyStone device.



CP Tracer Module Features (1/2)

- Transaction trace (output to STM)
- Ability to 'see' the transactions for each master to selected slave interfaces through tracing of key transaction points:
 - Arbitration Won (Event B)
 - Transaction Complete (Event C, E)
- Two filtering functions for transaction traces to bring out the specific transactions:
 - Transaction-qualifier-filtering: read/write
 - Address-range-based filtering
- Statistics counters:
 - Throughput counts represent the total number of bytes forwarded to the target slave during a specified time duration.
 - Counter accumulates the byte-count presented at the initiation of a new transfer.
 - Can be used to calculate the effective throughput in terms of bytes-per-second at a given memory slave interface.
 - Can be used to track the bandwidth consumed by the system masters. (#bytes/time)
 - Each CP Tracer provides two independent throughput counters.
 - Each can be used to track the total number of bytes forwarded from a group of masters.
 - Each system master can be assigned to either / both /none of the two masters groups for throughput collection.
 - CP Tracer also provides address range based filtering and transaction qualifier based filtering functions to further narrow the interested transactions.
 - Accumulated Wait time counter
 - Provides an indication of how busy the bus is and how many cycles elapsed with at least one bus master waiting for access to the bus
 - Num Grant counter
 - Provides an indication of the number of bus grants. The average transaction size can be determined by looking at throughput / num Grant

CP Tracer Module Features (2/2)

Sliding Time Window:

- Specifies the measurement interval for all the CBA statistic counters implemented in the CP Tracer module.
- When the sliding window timer expires, the counter values are loaded into the respective registers and the count starts again.
- If enabled, an interrupt is also generated when the sliding time window expires.
- The host CPU and/or EDMA can read the statistics counters upon assertion of the interrupt.
- If enabled, the counter values can also be exported to STM automatically after the sliding time window is expired.
- Cross-trigger generation: can assert EMU0/1 when a qualified event occurs
 - External trigger to start/stop monitoring.
 - The EMU0 trigger line is coupled to trace start. The EMU1 trigger line is coupled to trace stop.
 - Both EMU0 and EMU1 are sourced from any of the CorePac cores.
 - It can also be controlled from an external source via the EMU0 and EMU1 pins on the device.
 - The EMU0 trigger enables the EMU01_TraceEnableStatus bit of the Transaction Qualifier register, the EMU1 trigger disables this bit.
- STM Trace Export Enables
 - Status message
 - Event message
 - Statistics message

For More Information

- For more information, refer to the
 <u>C66x Getting Started</u> page to locate the data
 manual for your KeyStone device.
- View the complete <u>C66x Multicore SOC Online</u> <u>Training for KeyStone Devices</u>, including details on the individual modules.
- For questions regarding topics covered in this training, visit the support forums at the TI E2E Community website.