



VIT[®]
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

Experiment 11:

7 Segment Display and ADC

Programme	:	BTech. CSE Core	Semester	:	Win 2021-22
Course	:	Microprocessor and Interfacing	Code	:	CSE2006
Faculty	:	Dr. Florence Gnana Poovathy J	Slot	:	L15+L16
Name	:	Hariket Sukesh Kumar Sheth	Register No.	:	20BCE1975

Date: 23-03-2022

Exp. 11

7 Segment Display
and ADC**VIT**
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

7 Segment Display

Aim: Displaying 7 segment data using 8086 hardware kit

Tool Used: Assembler - MASM 611

Program:

```
MOV SI,1200
MOV BL,08
DEC BL
MOV AL,BL
OUT CO,AL
MOV AL,[SI]
OUT C8,AL
CALL 1020
INC SI
CMP BL,00
JNZ 1007
JMP 1000
```

//THEN RESET , PRESS A and enter and the ADDRESS 1020 and enter

```
MOV CL,02
L1: MOV AL,0FF (ADDRESS OF L1 -> 1023)
L2: DEC AL (ADDRESS OF L1 -> 1026)
JNZ L2
DEC CL
JNZ L1
RET
//THEN RESET , TYPE RESET SB 1200
```

Snapshot of the Output:



Analog to Digital Conversion

Aim: To perform Analog to Digital Conversion using ADC kit and 8086 hardware kit


Tool Used:

Assembler - MASM 611

Program:

```
MOV AL,10  
OUT C8,AL  
MOV AL,18  
OUT C8,AL  
HLT
```

Snapshot of the Output:



Name: Hariket Sukesh Kumar Sheth

Register No.: 20BCE1975

