```
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.numeric bit.all;
entity top is
port (
G: out std logic vector(7 downto 0);
A, B, C, D: in std logic vector(7 downto 0);
c1: in std_logic vector(2 downto 0);
c2: in std logic vector(1 downto 0);
c3: in std logic vector(2 downto 0)
);
end entity;
architecture behavioral of top is
signal y1, y2, a sig, b sig: std logic vector(7 downto 0);
component block1 is
port (
y1: out std logic vector(7 downto 0);
A, B: in std logic vector(7 downto 0);
c1: in std logic vector(2 downto 0)
);
end component;
component block2 is
port (
y2: out std logic vector(7 downto 0);
C, D: in std logic vector(7 downto 0);
c2: in std logic vector(1 downto 0)
);
end component;
```

library ieee;

```
dut1: block1 port map (y1 \Rightarrow y1, A \Rightarrow A, B \Rightarrow B, c1 \Rightarrow c1);
dut2: block2 port map (y2 \Rightarrow y2, C \Rightarrow C, D \Rightarrow D, c2 \Rightarrow c2);
process (c3, y1, y2) is
begin
case c3 is
when "000" =>
    IF (y1>y2) THEN
    G<= "11111111";
    ELSE
    G <= "0000000";
    END IF;
when "001" =>
    IF (y1 < y2) THEN
    G <= "11111111";
    ELSE
    G <= "00000000";
    END IF;
when "010" =>
    IF (y1=y2) THEN
    G<= "11111111";
    ELSE
    G <= "0000000";
    END IF;
when "011" =>
    IF (y1 >= y2) THEN
    G <= "11111111";
    ELSE
    G <= "0000000";
    END IF;
when "100" =>
IF (y1 \le y2) THEN
    G <= "11111111";
```

```
ELSE
   G <= "0000000";
   END IF;
when "101" =>
   IF (y1/= y2) THEN
   G <= "11111111";
   ELSE
   G <= "0000000";
   END IF;
when "110" =>
   G <= "ZZZZZZZZZ";
 when "111" =>
   G \leftarrow "ZZZZZZZZ";
 WHEN OTHERS =>
   G <= "0000000";
end case;
end process;
end architecture;
```