```
-- Company:
-- Engineer:
-- Create Date: 04.02.2023 14:48:49
-- Design Name:
-- Module Name: block2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity block2 is
```

```
Port (y2: out std logic vector(7 downto 0);
         C : in std logic vector(7 downto 0);
         D: in std logic vector(7 downto 0);
         c2 : in std logic vector(1 downto 0);
         x: inout std logic vector(15 downto 0) );
end block2;
architecture Behavioral of block2 is
signal c sig, d sig: signed(7 downto 0);
begin
c sig <= signed(C);
d sig <= signed(D);
process(C,D,c2)
begin
Case c2 is
    when "00" => y2 <= std logic vector( c sig + d sig);
    when "01" => y2 <= std logic vector( c sig - d sig);
    when "10" \Rightarrow x \iff std logic vector( c sig * d sig);
    y2 \ll x (7 \text{ downto } 0);
    when others \Rightarrow y2 <= ( others \Rightarrow '0');
    end case;
 end process;
```

end Behavioral;