```
-- Company:
-- Engineer:
-- Create Date: 08.02.2023 09:47:43
-- Design Name:
-- Module Name: ALU TB - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use std.env.finish;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ALU TB is
```

```
architecture Behavioral of ALU TB is
SIGNAL A, B, C, D : std logic vector(7 downto 0);
SIGNAL C1, C3: std logic vector (2 downto 0);
SIGNAL C2: std logic vector(1 downto 0);
signal G: std logic vector(7 downto 0);
begin
UUT: entity work.top(behavioral)
port map( A \Rightarrow A, B \Rightarrow B, C \Rightarrow C, D \Rightarrow D, C1 \Rightarrow C1, C2 \Rightarrow C2, C3 \Rightarrow C3
c3,G => G);
STIM: process
begin
A <= "00010000"; B <= "00000001"; C <= "000000010"; D <=
"00000001";C1 <= "000"; C2 <= "10"; C3 <= "011";
WAIT FOR 300ns;
A <= "00011001"; B <= "00000011"; C <= "00000010"; D <=
"00000111";C1 <= "010"; C2 <= "00"; C3 <= "111";
WAIT FOR 300ns;
A <= "00000111"; B <= "00000011"; C <= "00001010"; D <=
"00010011";C1 <= "111"; C2 <= "01"; C3 <= "000";
WAIT FOR 300ns;
A <= "01001001"; B <= "00010001"; C <= "010000000"; D <=
"00110011";C1 <= "100"; C2 <= "00"; C3 <= "101";
WAIT FOR 300ns;
A \le "00000111"; B \le "00000011"; C \le "00001010"; D \le
"00010011";C1 <= "111"; C2 <= "01"; C3 <= "110";
finish;
end process;
end Behavioral;
```

-- Port ();

end ALU TB;