```
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 9 10:33:07 2023
# Process ID: 8928
# Current directory:
E:/img/Multi32To1/Multi32To1.runs/synth 1 copy 2
# Command line: vivado.exe -log Mux32 1.vds -product Vivado -mode
batch -messageDb vivado.pb -notrace -source Mux32 1.tcl
# Log file:
E:/img/Multi32To1/Multi32To1.runs/synth 1 copy 2/Mux32 1.vds
# Journal file:
E:/img/Multi32To1/Multi32To1.runs/synth 1 copy 2\vivado.jou
# Running On: LAPTOP-AOQKOD16, OS: Windows, CPU Frequency: 2496
MHz, CPU Physical cores: 4, Host memory: 6827 MB
source Mux32 1.tcl -notrace
create project: Time (s): cpu = 00:00:05; elapsed = 00:00:06.
Memory (MB): peak = 1001.316; gain = 117.465
Command: read checkpoint -auto incremental -incremental
E:/img/Multi32To1/Multi32To1.srcs/utils 1/imports/synth 1/synth 1 c
opy 1/Mux32 1.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from
E:/img/Multi32To1/Multi32To1.srcs/utils 1/imports/synth 1/synth 1 c
opy 1/Mux32 1.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint
changes
Command: synth design -top Mux32 1 -part xczu19eg-ffve1924-1-i
Starting synth design
Attempting to get a license for feature 'Synthesis' and/or device
'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or
device 'xczu19eg'
INFO: [Common 17-86] Your Synthesis license expires in 21 day(s)
INFO: [Designutils 20-5440] No compile time benefit to using
incremental synthesis; A full resynthesis will be run
```

```
INFO: [Designutils 20-4379] Flow is switching to default flow due
to incremental criteria not met. If you would like to alter this
behaviour and have the flow terminate instead, please set the
following parameter config implementation
{autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth design using
a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children
vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10720
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default
net type 'wire'
[E:/Vivado/2022.2/data/verilog/src/unimacro/BRAM SINGLE MACRO.v:217
0]
Starting Synthesize: Time (s): cpu = 00:00:07; elapsed = 00:00:08
. Memory (MB): peak = 1443.438; gain = 407.660
INFO: [Synth 8-638] synthesizing module 'Mux32 1'
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux32 1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mux8 1'
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux8 1.vhd:42]
INFO: [Synth 8-226] default block is never used
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux8 1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mux8 1' (0#1)
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux8 1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mux4 1'
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux4 1.vhd:46]
INFO: [Synth 8-226] default block is never used
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux4 1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux4 1' (0#1)
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux4 1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Mux32 1' (0#1)
[E:/img/Multi32To1/Multi32To1.srcs/sources 1/new/Mux32 1.vhd:42]
```

```
Finished Synthesize: Time (s): cpu = 00:00:09; elapsed = 00:00:11
. Memory (MB): peak = 1532.762; gain = 496.984
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed
= 00:00:11 . Memory (MB): peak = 1532.762; gain = 496.984
Start Loading Part and Timing Information
Loading part: xczu19eg-ffve1924-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
Finished Loading Part and Timing Information: Time (s): cpu =
00:00:10; elapsed = 00:00:11. Memory (MB): peak = 1532.762; gain
= 496.984
INFO: [Device 21-403] Loading part xczu19eg-ffve1924-1-i
Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:10;
elapsed = 00:00:12 . Memory (MB): peak = 1532.762; gain = 496.984
No constraint files found.
Start RTL Component Statistics
```

```
Detailed RTL Component Info:
+---Muxes :
      4 Input 5 Bit Muxes := 1
Finished RTL Component Statistics
Start Part Resource Summary
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
Finished Part Resource Summary
No constraint files found.
Start Cross Boundary and Area Optimization
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Finished Cross Boundary and Area Optimization: Time (s): cpu =
00:00:25; elapsed = 00:00:29. Memory (MB): peak = 2556.785; gain
= 1521.008
No constraint files found.
```

Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2556.785 ; gain = 1521.008
Start Technology Mapping
Finished Technology Mapping: Time (s): cpu = 00:00:25; elapsed = 00:00:29. Memory (MB): peak = 2556.785; gain = 1521.008
Finished Flattening Before IO Insertion

```
Start Final Netlist Cleanup
Finished Final Netlist Cleanup
Finished IO Insertion: Time (s): cpu = 00:00:31; elapsed =
00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Start Renaming Generated Instances
Finished Renaming Generated Instances: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Start Rebuilding User Hierarchy
Finished Rebuilding User Hierarchy: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785 ; gain = 1521.008
```

```
Start Renaming Generated Ports
Finished Renaming Generated Ports: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785 ; gain = 1521.008
Start Handling Custom Attributes
Finished Handling Custom Attributes: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Start Renaming Generated Nets
Finished Renaming Generated Nets: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Start Writing Synthesis Report
```

```
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
| 1
    |LUT6 | 45|
12
    |MUXF7 |
             20|
13
    |IBUF | 165|
| 4
    |OBUF |
             5 I
+----+
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
|1 |top |
                      2351
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Synthesis finished with 0 errors, 0 critical warnings and 1
warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed
= 00:00:36 . Memory (MB): peak = 2556.785; gain = 1521.008
Synthesis Optimization Complete: Time (s): cpu = 00:00:31;
elapsed = 00:00:36 . Memory (MB): peak = 2556.785 ; gain = 1521.008
```

```
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed =
00:00:00.007 . Memory (MB): peak = 2556.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU
seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed =
00:00:00 . Memory (MB): peak = 2638.207; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
 A total of 165 instances were transformed.
 IBUF => IBUF (IBUFCTRL, INBUF): 165 instances
Synth Design complete, checksum: 6a0dbc94
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth design completed successfully
synth design: Time (s): cpu = 00:00:35; elapsed = 00:00:40.
Memory (MB): peak = 2638.207; gain = 1612.008
INFO: [Common 17-1381] The checkpoint
'E:/img/Multi32To1/Multi32To1.runs/synth 1 copy 2/Mux32 1.dcp' has
been generated.
INFO: [runtcl-4] Executing: report utilization -file
Mux32 1 utilization synth.rpt -pb Mux32 1 utilization synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 9 10:34:02 2023...
```