```
-- Company:
-- Engineer:
-- Create Date: 03/27/2024 04:50:45 PM
-- Design Name:
-- Module Name: Top Box - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Top Box is
-- Port ();
```

```
generic(do:integer:=4);
Port (A0, A1, A2, A3, B0, B1, B2, B3: IN std logic vector (do-1
downto 0);
op0, op1, op2,op3,op4, op5, op6, op7: in std logic vector (do
downto 0);
clk: in std logic;
MXsel00, mxSel01, MXsel10, mxSel11, MXsel20, mxSel21, MXsel30,
mxSel31, MXsel40, mxSel41, MXsel50, mxSel51, MXsel60, mxSel61,
MXsel70, mxSel71: in std logic vector (1 downto 0);
R en1, R en2, R en3, R en4: in std logic;
o00,001,002,003, o10, o11, o12, o13: out std logic vector (do-1
downto 0));
end Top Box;
architecture Behavioral of Top Box is
signal Y00, Y01, Y02, Y03, Y10, Y11, Y12, Y13: std logic vector (do-1
downto 0);
begin
cu 100: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow a0, B \Rightarrow y01, C \Rightarrow "0000", D \Rightarrow "0000", e \Rightarrow b0, f
=>y01 , q => "0000", h => "0000" ,
MXsel1 => mxSel00, op => op0, mxSel2 => mxSel01, clk => clk, R en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
0 => y00);
cu 101: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow a1, B \Rightarrow y00, C \Rightarrow y02, D \Rightarrow "0000", e \Rightarrow b1, f \Rightarrow y00
, g => y02, h => "0000",
MXsel1 => mxSel10, op => op1, mxSel2 => mxSel11, clk => clk, R en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
o => y01);
cu 102: entity work.CU With Resistor (Behavioral)
port map( A => a2, B => y01, C => y03, D => "0000", e => b2, f =>y01
```

```
,g \Rightarrow y03,h \Rightarrow "0000",
MXsel1 => mxSel20, op => op2, mxSel2 => mxSel21, clk => clk, R en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
o => y02);
cu 103: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow a3, B \Rightarrow y02, C \Rightarrow "0000", D \Rightarrow "0000", e \Rightarrow b3, f
=>y02 ,g => "0000",h => "0000" ,
MXsel1 => mxSel30, op => op3, mxSel2 => mxSel31, clk => clk, R_en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
0 = y03);
cu 110: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow y00, B \Rightarrow y11, C \Rightarrow "0000", D \Rightarrow "0000", e \Rightarrow y00, f
=>y11 , q => "0000", h => "0000" ,
MXsel1 => mxSel40, op => op4, mxSel2 => mxSel41, clk => clk, R en1
=> R en1, R en2 => R en2, R_en3 => R_en3, R_en4 => R_en4,
o => y10);
cu 111: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow y01, B \Rightarrow y10, C \Rightarrow y12, D \Rightarrow "0000",e \Rightarrow y01, f
=>y10 , q => y12, h => "0000" ,
MXsel1 => mxSel50, op => op5, mxSel2 => mxSel51, clk => clk, R en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
o => y11);
cu 112: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow y02, B \Rightarrow y11, C \Rightarrow y13, D \Rightarrow "0000", e \Rightarrow y02, f
=>y11 , q => y13, h => "0000" ,
MXsel1 => mxSel60, op => op6, mxSel2 => mxSel61, clk => clk, R_en1
=> R en1, R en2 => R en2, R en3 => R en3, R en4 => R en4,
o => y12);
cu 113: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow y03, B \Rightarrow y12, C \Rightarrow "0000", D \Rightarrow "0000", e \Rightarrow y03, f
=>y12 ,g => "0000",h => "0000",
MXsel1 => mxSel70, op => op7, mxSel2 => mxSel71, clk => clk, R en1
```

```
0 => y13);

000 <= y00;

001 <= y01;

002 <= y02;

003 <= y03;

010 <= y10;

011 <= y11;

012 <= y12;

013 <= y13;
end Behavioral;</pre>
```

=> R_en1, R_en2 => R_en2, R_en3 => R_en3, R_en4 => R_en4,